|Número de publicación||US6420230 B1|
|Tipo de publicación||Concesión|
|Número de solicitud||US 09/652,532|
|Fecha de publicación||16 Jul 2002|
|Fecha de presentación||31 Ago 2000|
|Fecha de prioridad||31 Ago 2000|
|También publicado como||US7053432, US20020025628|
|Número de publicación||09652532, 652532, US 6420230 B1, US 6420230B1, US-B1-6420230, US6420230 B1, US6420230B1|
|Inventores||Garo J. Derderian, Gurtej S. Sandhu|
|Cesionario original||Micron Technology, Inc.|
|Exportar cita||BiBTeX, EndNote, RefMan|
|Citas de patentes (19), Otras citas (3), Citada por (110), Clasificaciones (25), Eventos legales (5)|
|Enlaces externos: USPTO, Cesión de USPTO, Espacenet|
The aspects of the invention relate to capacitor fabrication methods including forming insulative barrier layers and capacitor constructions having insulative barrier layers.
Capacitors are common devices used in electronics, such as integrated circuits, and particularly semiconductor-based technologies. Two common capacitor structures include metal-insulator-metal (MIM) capacitors and metal-insulator-semiconductor (MIS) capacitors. One important factor to consider when selecting a capacitor structure may be the capacitance per unit area. MIS capacitors may be advantageous since a first electrode as the semiconductor may be formed of hemispherical grain (HSG) polysilicon that exhibits a higher surface area in a given region compared to a planar surface of amorphous polysilicon. The higher surface area provides more capacitance per unit area occupied by a capacitor.
However, a high K factor (also known as dielectric constant or “κ”) dielectric material may be desirable to further enhance capacitance. Ta2O5 is one example of a high K factor dielectric, but it inherently forms an interfacial dielectric layer of SiO2 when formed on a capacitor electrode comprising HSG. The interfacial dielectric exhibits a lower K factor than Ta2O5 and thus reduces the effective dielectric constant for the capacitor construction. Such reduction may be significant enough to eliminate any gain in capacitance per unit area otherwise achieved by using HSG instead of a planar electrode. Use of other oxygen containing high K dielectric materials has proved to create similar problems.
Because it may be desirable to provide area enhancement of an electrode in a MIM structure using HSG, one attempt at addressing the stated problem is forming a silicon nitride insulative barrier layer over the HSG. The silicon nitride barrier layer may be formed by nitridizing the silicon of the outer surface of HSG. Unfortunately, silicon nitride exhibits a K factor of only about 7, less than the K factor of some high K factor dielectrics that are desirable. Accordingly, even the silicon nitride barrier layer reduces the effective dielectric constant of the capacitor.
In accordance with one aspect of the invention, a capacitor fabrication method may include forming a first capacitor electrode over a substrate and atomic layer depositing an insulative barrier layer to oxygen diffusion over the first electrode. The method may further include forming a capacitor dielectric layer over the first electrode and forming a second capacitor electrode over the dielectric layer. By way of example, the atomic layer deposited barrier layer may comprise Al2O3. Also, the barrier layer may exhibit a K factor of greater than about 7 at 20° C. The dielectric layer may be over the barrier layer.
In another aspect of the invention, a capacitor fabrication method includes forming a first capacitor electrode over a substrate, chemisorbing a layer of a first precursor at least one monolayer thick over the first electrode, and chemisorbing a layer of a second precursor at least one monolayer thick on the first precursor layer. A chemisorption product of the first and second precursor layers may be comprised by a layer of an insulative barrier material. A capacitor dielectric layer may be formed over the first electrode and a second capacitor electrode may be formed over the dielectric layer. As an example, the first precursor may comprise H2O and the second precursor may comprise trimethyl aluminum. The dielectric layer may contact the barrier layer.
In yet another aspect of the invention, a capacitor fabrication method includes forming an opening in an insulative layer over a substrate and forming a layer of polysilicon in the opening. The polysilicon layer may be converted to a first capacitor electrode. An insulative barrier layer may be conformally formed on the first electrode and may comprise Al2O3. The barrier layer may be sufficiently thick and dense to reduce oxidation of the first electrode by oxygen diffusion from over the barrier layer. The method may further include forming a capacitor dielectric layer comprising oxygen on the barrier layer and forming a second capacitor electrode over the dielectric layer.
Other aspects of the invention include the capacitor constructions formed from the above described methods.
Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
FIG. 1 is an enlarged view of a section of a semiconductor wafer at one processing step in accordance with the invention.
FIG. 2 is an enlarged view of the section of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 1.
FIG. 3 is an enlarged view of the section of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 2.
FIG. 4 is an enlarged view of the section of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 3.
FIG. 5 is an enlarged view of the section of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 4.
FIG. 6 is an enlarged view of the section of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 5.
FIG. 7 is an enlarged view of a section of an alternate embodiment semiconductor wafer processed in accordance with alternate aspects of the invention.
This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
Atomic layer deposition (ALD) involves formation of successive atomic layers on a substrate. Such layers may comprise an epitaxial, polycrystalline, amorphous, etc. material. ALD may also be referred to as atomic layer epitaxy, atomic layer processing, etc. Further, the invention may encompass other deposition methods not traditionally referred to as ALD, for example, chemical vapor deposition (CVD), but nevertheless including the method steps described herein. The deposition methods herein may be described in the context of formation on a semiconductor wafer. However, the invention encompasses deposition on a variety of substrates besides semiconductor substrates.
In the context of this document, the term “semiconductor substrate” or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
Described in summary, ALD includes exposing an initial substrate to a first chemical species to accomplish chemisorption of the species onto the substrate. Theoretically, the chemisorption forms a monolayer that is uniformly one atom or molecule thick on the entire exposed initial substrate. In other words, a saturated monolayer. Practically, as further described below, chemisorption might not occur on all portions of the substrate. Nevertheless, such an imperfect monolayer is still a monolayer in the context of this document. In many applications, merely a substantially saturated monolayer may be suitable. A substantially saturated monolayer is one that will still yield a deposited layer exhibiting the quality and/or properties desired for such layer.
The first species is purged from over the substrate and a second chemical species is provided to chemisorb onto the first monolayer of the first species. The second species is then purged and the steps are repeated with exposure of the second species monolayer to the first species. In some cases, the two monolayers may be of the same species. Also, a third species or more may be successively chemisorbed and purged just as described for the first and second species.
Purging may involve a variety of techniques including, but not limited to, contacting the substrate and/or monolayer with a carrier gas and/or lowering pressure to below the deposition pressure to reduce the concentration of a species contacting the substrate and/or chemisorbed species. Examples of carrier gases include N2, Ar, He, Ne, Kr, Xe, etc. Purging may instead include contacting the substrate and/or monolayer with any substance that allows chemisorption byproducts to desorb and reduces the concentration of a contacting species preparatory to introducing another species. A suitable amount of purging can be determined experimentally as known to those skilled in the art. Purging time may be successively reduced to a purge time that yields an increase in film growth rate. The increase in film growth rate might be an indication of a change to a non-ALD process regime and may be used to establish a purge time limit.
ALD is often described as a self-limiting process, in that a finite number of sites exist on a substrate to which the first species may form chemical bonds. The second species might only bond to the first species and thus may also be self-limiting. Once all of the finite number of sites on a substrate are bonded with a first species, the first species will often not bond to other of the first species already bonded with the substrate. However, process conditions can be varied in ALD to promote such bonding and render ALD not self-limiting. Accordingly, ALD may also encompass a species forming other than one monolayer at a time by stacking of a species, forming a layer more than one atom or molecule thick. The various aspects of the present invention described herein are applicable to any circumstance where ALD may be desired. Often, traditional ALD occurs within an often-used range of temperature and pressure and according to established purging criteria to achieve the desired formation of an overall ALD layer one monolayer at a time. Even so, ALD conditions can vary greatly depending on the particular precursors, layer composition, deposition equipment, and other factors according to criteria known by those skilled in the art. Maintaining the traditional conditions of temperature, pressure, and purging minimizes unwanted reactions that may impact monolayer formation and quality of the resulting overall ALD layer. Accordingly, operating outside the traditional temperature and pressure ranges may risk formation of defective monolayers.
The general technology of chemical vapor deposition (CVD) includes a variety of more specific processes, including, but not limited to, plasma enhanced CVD and others. CVD is commonly used to form non-selectively a complete, deposited material on a substrate. One characteristic of CVD is the simultaneous presence of multiple species in the deposition chamber that react to form the deposited material. Such condition is contrasted with the purging criteria for traditional ALD wherein a substrate is contacted with a single deposition species that chemisorbs to a substrate or previously deposited species. An ALD process regime may provide a simultaneously contacted plurality of species of a type or under conditions such that ALD chemisorption, rather than CVD reaction occurs. Instead of reacting together, the species may chemisorb to a substrate or previously deposited species, providing a surface onto which subsequent species may next chemisorb to form a complete layer of desired material. Under most CVD conditions, deposition occurs largely independent of the composition or surface properties of an underlying substrate. By contrast, chemisorption rate in ALD might be influenced by the composition, crystalline structure, and other properties of a substrate or chemisorbed species. Other process conditions, for example, pressure and temperature, may also influence chemisorption rate.
ALD, as well as other deposition methods and/or methods of forming insulative barrier layers may be useful in capacitor fabrication methods. According to one aspect of the invention, a capacitor fabrication method includes forming a first capacitor electrode over a substrate and atomic layer depositing an insulative barrier layer to oxygen diffusion over the first electrode. A capacitor dielectric layer may be formed over the first electrode and a second capacitor electrode may be formed over the dielectric layer. At least one of the first or second electrodes may comprise polysilicon, which may be rugged polysilicon, preferably hemispherical grain (HSG) polysilicon. Also, at least one of the electrodes might comprise RuOx. The dielectric layer may comprise oxygen. Exemplary materials for the dielectric layer include, but are not limited to, Ta2O5, barium strontium titanate, TiO2, Y2O3, HfO2, ZrO2, HfSiO2, ZrSiO2, etc.
Notably, the insulative barrier layer to oxygen diffusion formed over the first electrode may provide the advantage of reducing oxidation of the electrode by oxygen diffusion from an oxygen source, for example, the dielectric layer. The dielectric may be formed over the barrier layer, thus, the barrier layer may reduce oxygen diffusion to the first capacitor electrode. Alternatively, such barrier layer may reduce oxygen diffusion from the first capacitor electrode or under the first capacitor electrode to the dielectric layer or second capacitor electrode. It follows then that the barrier layer may also be formed over the capacitor dielectric layer with the second capacitor electrode over the barrier layer such that the barrier layer reduces oxygen diffusion from the dielectric layer to the second electrode. Such positioning may also reduce oxygen diffusion from over the dielectric layer to the first capacitor electrode, for example, oxygen diffusion from the second capacitor electrode. Such may be a problem when the second capacitor electrode comprises RuOx.
Accordingly, one aspect of the invention may include atomic layer depositing the barrier layer over the first electrode, forming the dielectric layer over the barrier layer, and atomic layer depositing another conductive barrier layer to oxygen diffusion over the dielectric layer. Forming the first and second electrodes and dielectric layer may be accomplished by methods known to those skilled in the art and may include atomic layer deposition, but preferably other methods.
The atomic layer depositing of the barrier layer may occur at a temperature of from about 100 to about 600° C. and at a pressure of from about 100 milliTorr (mT) to about 10 Torr (T). The atomic layer deposited barrier layer may exhibit a K factor of greater than about 7 at 20° C. Preferably, the barrier layer may exhibit a K factor of about 10 at 20° C. One particularly suitable material for the barrier layer includes Al2O3. The barrier layer may have a thickness of less than about 30 Angstroms or another thickness depending on the material properties. Preferably, the barrier layer may have a thickness of less than about 12 Angstroms, or more preferably less than about 6 Angstroms. As an example, a 30 Angstrom film of Al2O3 protected a WN film from oxidation during annealing at 700° C. for 60 seconds in an O2 ambient. Thinner Al2O3 films may also be suitable.
One consideration in selecting a material for the barrier layer is the thickness and density of the barrier layer that will be sufficient to achieve a desired level of oxygen diffusion reduction. Another factor to evaluate is that the barrier layer might be considered to form a part of a capacitor dielectric when the barrier layer contacts the dielectric layer since the barrier layer is insulative. Accordingly, it may be advantageous to recalculate the desired dimensions of a dielectric layer contacted by the barrier layer accounting for the presence of the additional insulative material. Accordingly, an “insulative” material as the term is used herein designates a material exhibiting a conductivity at 20° C. of less than 104 microOhm−1 centimeter−1. As an alternative, an “insulative” material in the present context might be viewed as a material that impacts the capacitance otherwise achieved without the material. Generally, a “conductive” or “semiconductive” material might not produce a change in capacitance as such a barrier layer. A combined capacitor dielectric and insulative barrier layer according to the aspects of the invention can exhibit a leakage current of less than about 10−15 amps per cell and yield a capacitance of greater than about 20 femtoFarads per cell.
As another aspect of the invention, a capacitor fabrication method may include forming a first capacitor electrode over a substrate, chemisorbing a layer of a first precursor at least one monolayer thick over the first electrode, and chemisorbing a layer of a second precursor at least one monolayer thick over the first precursor layer. A chemisorption product of the first and second precursor layers may be comprised by a layer of an insulative barrier material. Because the chemisorption product is comprised by the barrier layer, the barrier layer may also include insulative barrier material that is not a chemisorption product of the first and second precursor layers. A capacitor dielectric layer may be formed over the first electrode and a second capacitor electrode may be formed over the dielectric layer. The various positions for the barrier layer discussed above are also applicable to the present aspect of the invention.
In forming the chemisorption product of the first and second precursor layers, the first and second precursor layers may each consist essentially of a monolayer. Further, the first and second precursor layers may each comprise substantially saturated monolayers. The extent of saturation might not be complete and yet the barrier layer may nevertheless provide the desired properties. Thus, substantially saturated may be adequate. The first and second precursor may each consist essentially of only one chemical species. However, as described above, precursors may also comprise more than one chemical species. Preferably, the first precursor is different from the second precursor, although for some barrier layers, the first and second precursor might be the same.
One example of a precursor pair for forming Al2O3 includes H2O and trimethyl aluminum (TMA). It is conceivable that more than one pair of precursors may comprise the first and second precursors, but preferably only one pair. Additional alternating first and second precursor layers may be chemisorbed in keeping with the above aspect of the invention to achieve a desired thickness for the barrier layer.
Although ALD and/or chemisorbing the first and second precursors may be suitable for forming a barrier layer, other methods may also be suitable. Accordingly, a variety of barrier layer forming techniques may be used in combination with techniques to increase electrode surface area to provide enhancement of capacitance per unit area. FIGS. 1-6 exemplify the features of the various aspects of the invention described above, as well as other aspects of the invention. For example, enhancing capacitance per unit area.
Turning to FIG. 1, wafer portion 1 is shown including a substrate 2 with an insulative layer 4 formed thereon. A capacitor fabrication method may include forming an opening 16 in insulative layer 4, the opening 16 having sides and a bottom. Turning to FIG. 2, a layer of polysilicon 6 may be formed over the sides and bottom of the opening. Polysilicon layer 6 may then be converted to a first capacitor electrode 8 comprising hemispherical grain polysilicon, as shown in FIG. 3. In FIG. 4, an insulative barrier layer 10 may be conformally formed on first electrode 8. Barrier layer 10 may comprise Al2O3 and be sufficiently thick and dense to reduce oxidation of the first electrode by oxygen diffusion from over barrier layer 10. A capacitor dielectric layer 12 may be formed on barrier layer 10. One source of oxygen diffusion may be dielectric layer 12. In FIG. 5, a second capacitor electrode layer 14 is shown formed on dielectric layer 12. FIG. 6 shows excess portions of barrier layer 10, dielectric layer 12, and second capacitor electrode layer 14 removed from over insulative layer 4 to form a capacitor structure. As described above, a barrier layer may also be formed over a dielectric layer, thus FIG. 7 alternatively shows barrier layer 10 over dielectric layer 12.
As an example, Al2O3 deposition from TMA/H2O was conducted at a substrate temperature from about 300 to about 500° C. and chamber pressure of about 200 mT using a GENUS LYNX 2™ ALD tool. The GENUS LYNX 2™ tool controls gas flow rate using pressure settings. The first step of the cycle included pulsing H2O set at about 20-25 T for from about 200 to about 2000 microseconds (μsec) in a N2 carrier set at about 40 T. A N2 carrier set at about 74 T was pulsed for from about 1 to about 3 sec to purge the H2O. Next, TMA set at about 20-25 T was pulsed for from about 80 to about 1000 μsec in a N2 carrier set at about 40 T followed by purging as indicated to complete the cycle. Gases were removed using an exhaust pump. The Al2O3 formed exhibited a K factor of approximately 9.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
|Patente citada||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US5316982 *||28 May 1992||31 May 1994||Sharp Kabushiki Kaisha||Semiconductor device and method for preparing the same|
|US5432732 *||27 Dic 1991||11 Jul 1995||Ohmi; Tadahiro||Dynamic semiconductor memory|
|US5641984 *||19 Ago 1994||24 Jun 1997||General Electric Company||Hermetically sealed radiation imager|
|US6104049||11 Ene 1999||15 Ago 2000||Symetrix Corporation||Ferroelectric memory with ferroelectric thin film having thickness of 90 nanometers or less, and method of making same|
|US6124158 *||8 Jun 1999||26 Sep 2000||Lucent Technologies Inc.||Method of reducing carbon contamination of a thin dielectric film by using gaseous organic precursors, inert gas, and ozone to react with carbon contaminants|
|US6144060 *||31 Jul 1998||7 Nov 2000||Samsung Electronics Co., Ltd.||Integrated circuit devices having buffer layers therein which contain metal oxide stabilized by heat treatment under low temperature|
|US6156606 *||17 Nov 1998||5 Dic 2000||Siemens Aktiengesellschaft||Method of forming a trench capacitor using a rutile dielectric material|
|US6174770||14 Oct 1999||16 Ene 2001||Taiwan Semiconductor Manufacturing Co., Ltd.||Method for forming a crown capacitor having HSG for DRAM memory|
|US6180447||30 Dic 1998||30 Ene 2001||Samsung Electronics Co., Ltd.||Methods for fabricating integrated circuit capacitors including barrier layers having grain boundary filling material|
|US6180481||9 Ene 1998||30 Ene 2001||Micron Technology, Inc.||Barrier layer fabrication methods|
|US6204172||3 Sep 1998||20 Mar 2001||Micron Technology, Inc.||Low temperature deposition of barrier layers|
|US6218256||13 Abr 1999||17 Abr 2001||Micron Technology, Inc.||Electrode and capacitor structure for a semiconductor device and associated methods of manufacture|
|US6218260 *||6 Mar 1998||17 Abr 2001||Samsung Electronics Co., Ltd.||Methods of forming integrated circuit capacitors having improved electrode and dielectric layer characteristics and capacitors formed thereby|
|US6242299 *||1 Abr 1999||5 Jun 2001||Ramtron International Corporation||Barrier layer to protect a ferroelectric capacitor after contact has been made to the capacitor electrode|
|US6249056 *||1 Nov 1999||19 Jun 2001||Samsung Electronics Co., Ltd.||Low resistance interconnect for a semiconductor device and method of fabricating the same|
|US6274428 *||12 May 1999||14 Ago 2001||Acer Semiconductor Manufacturing Inc.||Method for forming a ragged polysilicon crown-shaped capacitor for a memory cell|
|US6281142||4 Jun 1999||28 Ago 2001||Micron Technology, Inc.||Dielectric cure for reducing oxygen vacancies|
|US6291289||25 Jun 1999||18 Sep 2001||Micron Technology, Inc.||Method of forming DRAM trench capacitor with metal layer over hemispherical grain polysilicon|
|US6335240 *||6 Ene 1999||1 Ene 2002||Samsung Electronics Co., Ltd.||Capacitor for a semiconductor device and method for forming the same|
|1||A. W. Ott, et al., "Atomic layer controlled deposition of Al2O3 films using binary reaction sequence chemistry" Applied Surface Science (107) 1996, pp. 128-136.|
|2||U.S. application No. 09/653,149, Derderian, filed Aug. 31, 2000.|
|3||U.S. application No. 09/653,156, Agarwal, filed Aug. 31, 2000.|
|Patente citante||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US6596602 *||24 Ene 2002||22 Jul 2003||Nec Corporation||Method of fabricating a high dielectric constant metal oxide capacity insulator film using atomic layer CVD|
|US6861355||29 Ago 2002||1 Mar 2005||Micron Technology, Inc.||Metal plating using seed film|
|US6896730||5 Jun 2002||24 May 2005||Micron Technology, Inc.||Atomic layer deposition apparatus and methods|
|US6916374||8 Oct 2002||12 Jul 2005||Micron Technology, Inc.||Atomic layer deposition methods and atomic layer deposition tools|
|US7037574 *||23 May 2001||2 May 2006||Veeco Instruments, Inc.||Atomic layer deposition for fabricating thin films|
|US7045430||2 May 2002||16 May 2006||Micron Technology Inc.||Atomic layer-deposited LaAlO3 films for gate dielectrics|
|US7071118||12 Nov 2003||4 Jul 2006||Veeco Instruments, Inc.||Method and apparatus for fabricating a conformal thin film on a substrate|
|US7084078||29 Ago 2002||1 Ago 2006||Micron Technology, Inc.||Atomic layer deposited lanthanide doped TiOx dielectric films|
|US7087535||30 Sep 2003||8 Ago 2006||Micron Technology, Inc.||Deposition methods|
|US7094690 *||31 Ago 2000||22 Ago 2006||Micron Technology, Inc.||Deposition methods and apparatuses providing surface activation|
|US7094704 *||9 May 2002||22 Ago 2006||Applied Materials, Inc.||Method of plasma etching of high-K dielectric materials|
|US7105065 *||25 Abr 2002||12 Sep 2006||Micron Technology, Inc.||Metal layer forming methods and capacitor electrode forming methods|
|US7108747 *||13 Sep 1999||19 Sep 2006||Asm International N.V.||Method for growing oxide thin films containing barium and strontium|
|US7112503 *||31 Ago 2000||26 Sep 2006||Micron Technology, Inc.||Enhanced surface area capacitor fabrication methods|
|US7135369||31 Mar 2003||14 Nov 2006||Micron Technology, Inc.||Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9|
|US7189611||9 Feb 2005||13 Mar 2007||Micron Technology, Inc.||Metal plating using seed film|
|US7192824||24 Jun 2003||20 Mar 2007||Micron Technology, Inc.||Lanthanide oxide / hafnium oxide dielectric layers|
|US7192892||4 Mar 2003||20 Mar 2007||Micron Technology, Inc.||Atomic layer deposited dielectric layers|
|US7201943||18 Mar 2003||10 Abr 2007||Samsung Electronics Co., Ltd.||Methods of forming atomic layers of a material on a substrate by sequentially introducing precursors of the material|
|US7262132||9 Feb 2005||28 Ago 2007||Micron Technology, Inc.||Metal plating using seed film|
|US7264974 *||30 Ene 2004||4 Sep 2007||Headway Technologies, Inc.||Method for fabricating a low resistance TMR read head|
|US7279041||30 Jun 2005||9 Oct 2007||Micron Technology, Inc.||Atomic layer deposition methods and atomic layer deposition tools|
|US7288808||15 Ene 2002||30 Oct 2007||Micron Technology, Inc.||Capacitor constructions with enhanced surface area|
|US7312494||31 Ago 2004||25 Dic 2007||Micron Technology, Inc.||Lanthanide oxide / hafnium oxide dielectric layers|
|US7368014 *||9 Ago 2001||6 May 2008||Micron Technology, Inc.||Variable temperature deposition methods|
|US7374964||10 Feb 2005||20 May 2008||Micron Technology, Inc.||Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics|
|US7388246||29 Jun 2006||17 Jun 2008||Micron Technology, Inc.||Lanthanide doped TiOx dielectric films|
|US7440255||21 Jul 2003||21 Oct 2008||Micron Technology, Inc.||Capacitor constructions and methods of forming|
|US7468108||23 May 2006||23 Dic 2008||Micron Technology, Inc.||Metal layer forming methods and capacitor electrode forming methods|
|US7518246||28 Sep 2006||14 Abr 2009||Micron Technology, Inc.||Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics|
|US7582549||25 Ago 2006||1 Sep 2009||Micron Technology, Inc.||Atomic layer deposited barium strontium titanium oxide films|
|US7588988||31 Ago 2004||15 Sep 2009||Micron Technology, Inc.||Method of forming apparatus having oxide films formed using atomic layer deposition|
|US7625794||1 Dic 2009||Micron Technology, Inc.||Methods of forming zirconium aluminum oxide|
|US7647886||15 Oct 2003||19 Ene 2010||Micron Technology, Inc.||Systems for depositing material onto workpieces in reaction chambers and methods for removing byproducts from reaction chambers|
|US7662729||16 Feb 2010||Micron Technology, Inc.||Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer|
|US7670646||2 Mar 2010||Micron Technology, Inc.||Methods for atomic-layer deposition|
|US7687409||30 Mar 2010||Micron Technology, Inc.||Atomic layer deposited titanium silicon oxide films|
|US7699932||2 Jun 2004||20 Abr 2010||Micron Technology, Inc.||Reactors, systems and methods for depositing thin films onto microfeature workpieces|
|US7728626||5 Sep 2008||1 Jun 2010||Micron Technology, Inc.||Memory utilizing oxide nanolaminates|
|US7754618||13 Jul 2010||Micron Technology, Inc.||Method of forming an apparatus having a dielectric containing cerium oxide and aluminum oxide|
|US7759187||21 Nov 2006||20 Jul 2010||Micron Technology, Inc.||Metal plating using seed film|
|US7771537||4 May 2006||10 Ago 2010||Micron Technology, Inc.||Methods and systems for controlling temperature during microfeature workpiece processing, E.G. CVD deposition|
|US7804144||21 Jul 2008||28 Sep 2010||Micron Technology, Inc.||Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics|
|US7838434||14 Ago 2006||23 Nov 2010||Applied Materials, Inc.||Method of plasma etching of high-K dielectric materials|
|US7869242||28 Abr 2009||11 Ene 2011||Micron Technology, Inc.||Transmission lines for CMOS integrated circuits|
|US7906393||28 Ene 2004||15 Mar 2011||Micron Technology, Inc.||Methods for forming small-scale capacitor structures|
|US8076249||24 Mar 2010||13 Dic 2011||Micron Technology, Inc.||Structures containing titanium silicon oxide|
|US8133554||6 May 2004||13 Mar 2012||Micron Technology, Inc.||Methods for depositing material onto microfeature workpieces in reaction chambers and systems for depositing materials onto microfeature workpieces|
|US8154066||1 Dic 2006||10 Abr 2012||Micron Technology, Inc.||Titanium aluminum oxide films|
|US8169013||12 Dic 2006||1 May 2012||Renesas Electronics Corporation||Metal-insulator-metal (MIM) capacitor having capacitor dielectric material selected from a group consisting of ZRO2, HFO2, (ZRX, HF1-X)O2 (0<x<1), (ZRy, Ti (O<y<1), (Hfz, Ti-z)O2 (O<z<1) and (Zrk, Ti1, Hfm)O2 (O<K, 1, m<1, K+1+m=1)|
|US8178413||23 Sep 2010||15 May 2012||Micron Technology, Inc.||Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics|
|US8228725||24 Jul 2012||Micron Technology, Inc.||Memory utilizing oxide nanolaminates|
|US8384192||14 Mar 2011||26 Feb 2013||Micron Technology, Inc.||Methods for forming small-scale capacitor structures|
|US8399365||12 Dic 2011||19 Mar 2013||Micron Technology, Inc.||Methods of forming titanium silicon oxide|
|US8431240||30 Abr 2013||Micron Technology, Inc.||Metal plating using seed film|
|US8481122 *||12 Jul 2006||9 Jul 2013||Micron Technology, Inc.||Methods of forming material over substrates|
|US8501268||9 Mar 2010||6 Ago 2013||Micron Technology, Inc.||Methods of forming material over a substrate and methods of forming capacitors|
|US8501563||13 Sep 2012||6 Ago 2013||Micron Technology, Inc.||Devices with nanocrystals and methods of formation|
|US8518184||20 Jul 2010||27 Ago 2013||Micron Technology, Inc.||Methods and systems for controlling temperature during microfeature workpiece processing, E.G., CVD deposition|
|US8541276||9 Abr 2012||24 Sep 2013||Micron Technology, Inc.||Methods of forming an insulating metal oxide|
|US8581352||31 Ago 2009||12 Nov 2013||Micron Technology, Inc.||Electronic devices including barium strontium titanium oxide films|
|US8734957||21 Dic 2012||27 May 2014||Micron Technology, Inc.||Metal plating using seed film|
|US8815678||30 Oct 2007||26 Ago 2014||Renesas Electronics Corporation||Method for fabricating a metal-insulator-metal (MIM) capacitor having capacitor dielectric layer formed by atomic layer deposition (ALD)|
|US8921914||5 Ago 2013||30 Dic 2014||Micron Technology, Inc.||Devices with nanocrystals and methods of formation|
|US9012334 *||14 Feb 2012||21 Abr 2015||Applied Materials, Inc.||Formation of a tantalum-nitride layer|
|US9023436||13 Mar 2012||5 May 2015||Micron Technology, Inc.||Methods for depositing material onto microfeature workpieces in reaction chambers and systems for depositing materials onto microfeature workpieces|
|US9062390||11 Sep 2012||23 Jun 2015||Asm International N.V.||Crystalline strontium titanate and methods of forming the same|
|US9202686||8 Nov 2013||1 Dic 2015||Micron Technology, Inc.||Electronic devices including barium strontium titanium oxide films|
|US20020024080 *||11 Jun 2001||28 Feb 2002||Derderian Garo J.||Capacitor fabrication methods and capacitor constructions|
|US20020094632 *||15 Ene 2002||18 Jul 2002||Agarwal Vishnu K.||Capacitor fabrication methods and capacitor constructions|
|US20020102818 *||22 Mar 2002||1 Ago 2002||Sandhu Gurtej S.||Deposition methods and apparatuses providing surface activation|
|US20030031787 *||9 Ago 2001||13 Feb 2003||Doan Trung Tri||Variable temperature deposition methods|
|US20030201034 *||25 Abr 2002||30 Oct 2003||Marsh Eugene P.||Metal layer forming methods and capacitor electrode forming methods|
|US20030226500 *||5 Jun 2002||11 Dic 2003||Derderian Garo J.||Atomic layer deposition apparatus and methods|
|US20040018307 *||21 Feb 2003||29 Ene 2004||Park In-Sung||Methods of forming atomic layers of a material on a substrate by sequentially introducing precursors of the material|
|US20040041194 *||29 Ago 2002||4 Mar 2004||Micron Technology, Inc.||Metal plating using seed film|
|US20040062863 *||30 Sep 2003||1 Abr 2004||Derderian Garo J.||Deposition methods|
|US20040065258 *||8 Oct 2002||8 Abr 2004||Sandhu Gurtej S.||Atomic layer deposition methods and atomic layer deposition tools|
|US20040087081 *||30 Jun 2003||6 May 2004||Aitchison Bradley J.||Capacitor fabrication methods and capacitor structures including niobium oxide|
|US20050018381 *||21 Jul 2003||27 Ene 2005||Mcclure Brent A.||Capacitor constructions and methods of forming|
|US20050020017 *||24 Jun 2003||27 Ene 2005||Micron Technology, Inc.||Lanthanide oxide / hafnium oxide dielectric layers|
|US20050051824 *||18 Oct 2004||10 Mar 2005||Toshihiro Iizuka||Semiconductor device having a thin film capacitor and method for fabricating the same|
|US20050054165 *||31 Mar 2003||10 Mar 2005||Micron Technology, Inc.||Atomic layer deposited ZrAlxOy dielectric layers|
|US20050064212 *||26 Oct 2004||24 Mar 2005||Dunlap Paul N.||Bonded part and method for producing same|
|US20050100669 *||12 Nov 2003||12 May 2005||Veeco Instruments, Inc.||Method and apparatus for fabricating a conformal thin film on a substrate|
|US20050158991 *||9 Feb 2005||21 Jul 2005||Micron Technology, Inc.||Metal plating using seed film|
|US20050166843 *||3 Feb 2005||4 Ago 2005||Veeco Instruments, Inc.||Apparatus for fabricating a conformal thin film on a substrate|
|US20050170532 *||30 Ene 2004||4 Ago 2005||Headway Technologies, Inc.||Novel oxidation method to fabricate low resistance TMR read head|
|US20050170645 *||9 Feb 2005||4 Ago 2005||Micron Technology, Inc.||Metal plating using seed film|
|US20050245093 *||30 Jun 2005||3 Nov 2005||Sandhu Gurtej S||Atomic layer deposition methods and atomic layer deposition tools|
|US20050269669 *||19 Jul 2005||8 Dic 2005||Mcclure Brent A||Capacitor constructions and methods of forming|
|US20060177975 *||10 Feb 2005||10 Ago 2006||Micron Technology, Inc.||Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics|
|US20060183322 *||30 Mar 2006||17 Ago 2006||Sandhu Gurtej S||Deposition methods and apparatuses providing surface activation|
|US20060207691 *||23 May 2006||21 Sep 2006||Micron Technology, Inc.||Metal layer forming methods and capacitor electrode forming methods|
|US20060249229 *||12 Jul 2006||9 Nov 2006||Marsh Eugene P||Metal layer forming methods and capacitor electrode forming methods|
|US20060251813 *||12 Jul 2006||9 Nov 2006||Carlson Chris M||Methods of forming material over substrates|
|US20060257570 *||21 Jul 2006||16 Nov 2006||Derderian Garo J||Deposition methods|
|US20060266282 *||31 Jul 2006||30 Nov 2006||Doan Trung T||Variable temperature deposition methods|
|US20060272577 *||3 Jun 2005||7 Dic 2006||Ming Mao||Method and apparatus for decreasing deposition time of a thin film|
|US20070007572 *||8 Sep 2006||11 Ene 2007||Agarwal Vishnu K||Capacitor fabrication methods and capacitor constructions|
|US20070063245 *||21 Nov 2006||22 Mar 2007||Micron Technology, Inc.||Metal plating using seed film|
|US20070077441 *||21 Nov 2006||5 Abr 2007||Micron Technology, Inc.||Metal plating using seed film|
|US20070077767 *||14 Ago 2006||5 Abr 2007||Applied Materials, Inc.||Method of plasma etching of high-k dielectric materials|
|US20070152256 *||12 Dic 2006||5 Jul 2007||Toshihiro Iizuka||Method for fabricating a metal insulator-metal (MIM) capacitor having capacitor dielectric layer formed by atomic layer deposition (ALD)|
|US20070178640 *||2 Abr 2007||2 Ago 2007||Derderian Garo J||Capacitor fabrication methods and capacitor constructions|
|US20070190775 *||19 Mar 2007||16 Ago 2007||Mercaldi Garry A||Low selectivity deposition methods|
|US20100255342 *||17 Jun 2010||7 Oct 2010||Micron Technology, Inc.||Metal Plating Using Seed Film|
|US20110223320 *||9 Mar 2010||15 Sep 2011||Zhe Song||Methods Of Forming Material Over A Substrate And Methods Of Forming Capacitors|
|US20120178256 *||14 Feb 2012||12 Jul 2012||Seutter Sean M||Formation of a tantalum-nitride layer|
|CN1319128C *||2 Ene 2003||30 May 2007||上海华虹（集团）有限公司||High dielectric grid laminating structure|
|Clasificación de EE.UU.||438/255, 438/396, 257/E21.019, 438/253, 438/398, 257/E21.29, 438/256, 438/397, 257/E21.013, 438/399, 257/E21.01, 257/E21.281, 438/254|
|Clasificación internacional||H01L21/316, H01L21/02|
|Clasificación cooperativa||H01L28/91, H01L21/0228, H01L21/3162, H01L28/56, H01L28/84, H01L21/02178|
|Clasificación europea||H01L21/02K2C1M3A, H01L21/02K2E3B6F, H01L28/56, H01L21/316B3B|
|31 Ago 2000||AS||Assignment|
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: MORTGAGE;ASSIGNORS:DERDERIAN, GARO J.;SANDHU, GURTEJ S.;REEL/FRAME:011068/0799
Effective date: 20000830
|27 Dic 2005||FPAY||Fee payment|
Year of fee payment: 4
|19 May 2009||CC||Certificate of correction|
|16 Dic 2009||FPAY||Fee payment|
Year of fee payment: 8
|18 Dic 2013||FPAY||Fee payment|
Year of fee payment: 12