US6563205B1 - Angularly offset and recessed stacked die multichip device and method of manufacture - Google Patents
Angularly offset and recessed stacked die multichip device and method of manufacture Download PDFInfo
- Publication number
- US6563205B1 US6563205B1 US09/273,701 US27370199A US6563205B1 US 6563205 B1 US6563205 B1 US 6563205B1 US 27370199 A US27370199 A US 27370199A US 6563205 B1 US6563205 B1 US 6563205B1
- Authority
- US
- United States
- Prior art keywords
- die
- longitudinal center
- dies
- chip
- offset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title abstract description 12
- 238000004519 manufacturing process Methods 0.000 title description 2
- 239000000758 substrate Substances 0.000 claims abstract description 33
- 239000004065 semiconductor Substances 0.000 claims description 10
- 230000015572 biosynthetic process Effects 0.000 claims 5
- 239000012790 adhesive layer Substances 0.000 description 7
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 239000010410 layer Substances 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 230000002452 interceptive effect Effects 0.000 description 2
- 239000012815 thermoplastic material Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 241000124033 Salix Species 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000008188 pellet Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01031—Gallium [Ga]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
Definitions
- This invention generally relates to semiconductor devices. More particularly, this invention relates to a multichip module which employs stacked dice.
- Semiconductor devices are constructed from a silicon or gallium arsenide wafer through a process which comprises a number of deposition, masking, diffusion, etching, and implanting steps. Usually, many individual devices are constructed on the same wafer. When the devices are sawed into individual rectangular units, each takes the form of an integrated circuit (IC) die. In order to interface a die with other circuitry, normally it is mounted on a lead-frame paddle, in the case of single chip construction, or a multichip module substrate which in either case are surrounded by a number of lead fingers within a lead-frame.
- substrate As hereafter general reference will be made by use of the word “substrate” as meaning either a paddle or a multichip module substrate or their functional equivalents.
- the die-mounting substrate of a standard lead-frame is larger than the die itself, and it is surrounded by multiple lead fingers of individual leads. Bonding pads on the die are connected one by one in a wire-bonding operation to the lead-frame's lead finger pads with extremely fine gold or aluminum wire.
- the lead-frames are connected together for manufacturing purposes into a strip. Each strip generally consists of a linear series of interconnected lead-frames, typically ten in a row, one after another. Then the die and the portion of the lead-frame to which the die is attached, are encapsulated in a plastic or ceramic material to form the chip package, as are all other die/lead-frame assemblies on the lead-frame strip. A trim-and-form operation then separates the resultant interconnected packages and bends the leads of each package into the proper configuration.
- multichip devices can be fabricated faster and more cheaply than a corresponding single IC which incorporates the same functions.
- Current multichip module construction typically consists of a printed circuit board substrate to which a series of separate components are directly attached. This technology is advantageous because of the increase in circuit density achieved. With increased density comes improvements in signal propagation speed and overall device weight. While integrated circuit density has and continues to increase at a significant rate, the density of the interconnecting circuitry between a die and its leads, and between two components within a multichip module, has not kept pace. Consequently, interconnection density has become a significant limiting factor in the quest for miniaturization.
- An upper, smaller die is back-bonded to the upper surface of the lead fingers of the lead-frame via a first adhesively coated, insulated film layer.
- the lower, slightly larger die is face-bonded to the lower surface of the lead extensions within the lower lead-frame die-bonding region via a second, adhesively coated, insulative, film layer.
- the wire-bonding pads on both the upper die and the lower die are interconnected with the ends of their associated lead extensions by gold or aluminum wire.
- the lower die needs to be slightly larger for accessibility to the die pads from above allowing gold wire connections to the lead extensions or fingers.
- U.S. Pat. No. 4,996,587 shows a semiconductor chip package which uses a chip carrier to support the chips within a cavity.
- the chip carrier as shown in the figures has a slot that permits connection by wires to bonding pads which, in turn, connect to the card connector by conductors.
- An encapsulation material is placed only on the top surface of the chip in order to provide heat dissipation from the bottom surface when carriers are stacked.
- Japanese Patent No. 56-62351(A) issued to Sano in 1981 discloses three methods of mounting two chips on a lead-frame and attaching the pair of semiconductor chips or pellets to a common lead-frame consisting of: (method 1) two chips mounted on two paddles; (method 2) one chip mounted over a paddle and one below not attached to the paddle; and (method 3) one chip attached above and one chip attached below a common paddle.
- U.S. Pat. Nos. 5,323,060 and 5,291,061 both having a common assignee with the present application, teach arrangements of multichip stacked devices wherein a first die is attached to the substrate and wire bonded to the lead fingers, followed by a second die and so on. Both patents teach using an adhesive layer between two dice to provide clearance between the dice for the loops of the wire bonds.
- the wire bonds attaching an underlying die must be completed before another die can be stacked on the stack. This means that the die attachment process must be repeated for each additional layer of the stack. In addition to adding extra process steps, there is a chance of damaging the underlying wires. Additionally, because the clearances between two adjacent dice in the stack are quite tight, small variances in the loop height and adhesive thickness can lead to a compound error which results with the wire loops of the underlying die contacting or interfering with the upper die.
- an offset die stacking arrangement in connection with at least one upper level die having a width which is less than the distance separating the opposing bonding sites of the underlying die.
- the lowest die is affixed to the substrate within a recess in the substrate.
- the recess can have a depth which is less than, equal to or greater than the thickness of the lower die.
- the upper die is fixed above the lower die and rotated within a plane parallel to the lower die through an angle which insures that none of the bonding sites of the lower die are obstructed by the upper die.
- the upper die does not contact the lower die. This may be advantageous where a particular die is prone to stress damage, which can be caused by different thermal expansion characteristics of the various material.
- additional dice can be stacked in this manner until the addition of an additional die would interfere with wire bonding of any of the lower dice. Once the dice are fixed in this manner, the entire assembly is subjected to the wire bonding process with all of the bonds being made in the same step. The entire process can then be repeated using the upper most die of the previous stack as the substrate.
- FIG. 1 is a side view of a two die multichip device, showing the substrate in cross section;
- FIG. 2 is a top view of a first die attached to a substrate
- FIG. 3 is a top view of a first and second die attached to a substrate.
- FIG. 4 is a side view of a three die multichip device, showing the substrate in cross section.
- a multichip device is designated generally at reference numeral 10 .
- Such is comprised of a modified substrate 12 which includes one or more Z-direction multichip stacks similar to those indicated at 14 and 16 .
- Substrate 12 is modified in the sense that it contains a recess 13 configured to receive lowest die 18 .
- the depth of recess 13 can be varied to be less than, equal to or greater than the thickness of lowest die 18 .
- the depth of the recess is equal to the thickness of the lowest die in FIG. 1 and less than the thickness of the lowest die in FIG. 4 .
- substrate 12 lies generally in the XY plane and the chip stacks extend upwardly parallel with the Z axis.
- the invention is not limited to this orientation and the coordinate system could describe stacks extending in the X or Y directions, as well as any other direction. Consequently, directional and position descriptors such as upper, lower, above, below, etc. are adopted merely for the convenience of illustration and explanation and are not intended to limit the orientation or scope of the invention.
- stack 14 such includes a lower first die 18 having opposed base and upper bonding surfaces 20 and 22 , respectively.
- Base surface 20 is here adhered to substrate 12 within recess 18 by means of an adhesive, such as epoxy, thermoplastic materials, tape, tape coated with thermoplastic materials, etc.
- First die bonding face 22 includes a central area 24 and a plurality of bonding pads 26 which are peripheral to central area 24 and generally lie adjacent opposing side edges 27 .
- Multichip stack 14 also includes an upper second die 28 having opposed base and upper bonding surfaces 30 and 32 , respectively.
- Second die bonding surface 32 includes a central area 34 and a plurality of bonding pads 36 peripheral to central area 34 .
- a first adhesive layer 38 is interposed between and connects first die bonding surface 22 and second die base surface 30 .
- First adhesive layer 38 is deposited within central area 24 inside of peripheral bonding pads 26 .
- upper second die 28 is angularly offset with respect to lower first die 18 at an angle which is sufficient to insure that accessibility to bonding pads 26 is not interfered with.
- the angular rotation of second die 28 occurs in a plane which is generally parallel to upper bonding surface 22 of first die 18 .
- the width of upper second die 28 must be less than or equal to the perpendicular distance, W, separating opposing bonding pads 26 along opposite edges 27 of lower die 18 . Constructing second die 28 with a width which is less than W allows for additional dies to be stacked without interfering with the vertical line of sight of any of the lower dies' bonding pads, thereby allowing wire bonding of all bonding sites in the same wire bonding process step.
- the angle of offset, ⁇ represents the angle between the longitudinal centerline, l, of the underlying die and the longitudinal centerline, l′, of the overlying die.
- the minimum angle of offset, ⁇ , required for a die having a given opposite bonding pad separating distance, W, and an aggregate bonding pad length, L, is given by the formula
- N 180 2 ⁇ tan 1 ⁇ ( L W ) .
- R which are the ratios of the length, L, per allowable separation distance, W for a given number of dies or chips, N.
- a plurality of bonding wires 44 are bonded to and between respective first die bonding pads 26 and substrate 12 .
- Bonding wires 44 have outwardly projecting loops 46 .
- a plurality of second bonding wires 50 are bonded to and between respective second die bonding pads 36 and substrate 12 .
- An example of wire bonding equipment capable of producing such wire bonds and loops is the model 1484 XQ manufactured by Kulicke and Soffa Industries Inc. of Willow Groove, Pa.
- Wires 44 and 50 can be provided bare or be externally insulated between there respective connections to the die bonding pads and multichip module substrate.
- Second multichip stack 16 is substantially similar to first stack 14 , and includes a subsequent second adhesive layer 52 and third upper die 54 .
- at least one additional adhesive layer and at least one additional die is mounted outwardly relative to the second die bonding face.
- the offset angle, ⁇ is equal to 90° simply for ease of illustration.
- third die 54 is attached in a separate wire bonding step.
- Such third die includes a plurality of third die bonding wires 56 .
- Third die 54 includes a central area 58 and associated peripheral bonding pads 60 which connect with third wires 56 .
- Third die 54 can also include an overlying adhesive layer which can provide a level of additional protection to the top-most die in a multichip stack.
- third die 54 can be considered as an outermost chip, with second adhesive layer 52 and/or second die 28 and/or first adhesive 38 being considered as intervening material interposed between the first die bonding surface and the outermost die base surface.
- lowest die 18 is partially recessed within recess 13 .
Abstract
Description
N | R | ||
2 | 1 | ||
3 | .57 | ||
4 | .41 | ||
5 | .32 | ||
6 | .26 | ||
7 | .22 | ||
8 | .19 | ||
9 | .17 | ||
Claims (25)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/273,701 US6563205B1 (en) | 1995-08-16 | 1999-03-22 | Angularly offset and recessed stacked die multichip device and method of manufacture |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US51554195A | 1995-08-16 | 1995-08-16 | |
US08/943,644 US5886412A (en) | 1995-08-16 | 1997-10-03 | Angularly offset and recessed stacked die multichip device |
US09/273,701 US6563205B1 (en) | 1995-08-16 | 1999-03-22 | Angularly offset and recessed stacked die multichip device and method of manufacture |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/943,644 Continuation US5886412A (en) | 1995-08-16 | 1997-10-03 | Angularly offset and recessed stacked die multichip device |
Publications (1)
Publication Number | Publication Date |
---|---|
US6563205B1 true US6563205B1 (en) | 2003-05-13 |
Family
ID=24051764
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/943,644 Expired - Lifetime US5886412A (en) | 1995-08-16 | 1997-10-03 | Angularly offset and recessed stacked die multichip device |
US09/273,701 Expired - Lifetime US6563205B1 (en) | 1995-08-16 | 1999-03-22 | Angularly offset and recessed stacked die multichip device and method of manufacture |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/943,644 Expired - Lifetime US5886412A (en) | 1995-08-16 | 1997-10-03 | Angularly offset and recessed stacked die multichip device |
Country Status (1)
Country | Link |
---|---|
US (2) | US5886412A (en) |
Cited By (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020105061A1 (en) * | 2001-02-08 | 2002-08-08 | Shunichi Abe | Semiconductor device and manufacturing method thereof |
US20020125580A1 (en) * | 2001-03-01 | 2002-09-12 | Advanced Semiconductor Engineering, Inc. | Stacked semiconductor chip package |
US20030148597A1 (en) * | 2002-01-09 | 2003-08-07 | Tan Hock Chuan | Stacked die in die BGA package |
US20040063247A1 (en) * | 2000-05-11 | 2004-04-01 | Yoshiaki Emoto | Semiconductor device and method for manufacturing the same |
US20040124520A1 (en) * | 2002-10-22 | 2004-07-01 | Rinne Glenn A. | Stacked electronic structures including offset substrates |
US20040135242A1 (en) * | 2003-01-09 | 2004-07-15 | Hsin Chung Hsien | Stacked structure of chips |
US20040201970A1 (en) * | 2003-04-10 | 2004-10-14 | International Business Machines Corporation | Chip interconnection method and apparatus |
US20050001329A1 (en) * | 2001-12-07 | 2005-01-06 | Hirohisa Matsuki | Semiconductor device and method for manufacturing the same |
US20050001328A1 (en) * | 2003-06-20 | 2005-01-06 | Chen-Jung Tsai | Dual chips stacked packaging structure |
US6861288B2 (en) | 2003-01-23 | 2005-03-01 | St Assembly Test Services, Ltd. | Stacked semiconductor packages and method for the fabrication thereof |
US6903464B2 (en) * | 2003-01-30 | 2005-06-07 | Micron Technology, Inc. | Semiconductor die package |
US20050224944A1 (en) * | 2004-04-13 | 2005-10-13 | Stack Devices Corp. | Stacked semiconductor device |
US6982485B1 (en) * | 2002-02-13 | 2006-01-03 | Amkor Technology, Inc. | Stacking structure for semiconductor chips and a semiconductor package using it |
US20060175694A1 (en) * | 2005-02-07 | 2006-08-10 | Hsin Chung H | Stacked structure of integrated circuits and method for manufacturing the same |
US20080067657A1 (en) * | 2006-09-19 | 2008-03-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit devices with multi-dimensional pad structures |
US20080150088A1 (en) * | 2006-12-20 | 2008-06-26 | Reed Paul A | Method for incorporating existing silicon die into 3d integrated stack |
US20080230901A1 (en) * | 2007-03-20 | 2008-09-25 | International Business Machines Corporation | Structure for controlled collapse chip connection with displaced captured pads |
US20080251943A1 (en) * | 2007-04-12 | 2008-10-16 | Corisis David J | Flip chip with interposer, and methods of making same |
US20090065948A1 (en) * | 2007-09-06 | 2009-03-12 | Micron Technology, Inc. | Package structure for multiple die stack |
US20090161402A1 (en) * | 2007-12-20 | 2009-06-25 | Hakjune Oh | Data storage and stackable configurations |
US20090267224A1 (en) * | 2008-04-29 | 2009-10-29 | Silicon Laboratories Inc. | Circuit device including rotated stacked die |
US20100219532A1 (en) * | 2007-06-01 | 2010-09-02 | Kenji Yamasaki | Semiconductor device |
US20120056335A1 (en) * | 2010-03-18 | 2012-03-08 | Mosaid Technologies Incorporated | Multi-chip package with offset die stacking |
US20140035114A1 (en) * | 2012-01-19 | 2014-02-06 | Semiconductor Components Industries, Llc | Semiconductor package structure and method |
US8674494B2 (en) | 2011-08-31 | 2014-03-18 | Samsung Electronics Co., Ltd. | Semiconductor package having supporting plate and method of forming the same |
US20150235994A1 (en) * | 2012-09-14 | 2015-08-20 | Ps5 Luxco S.A.R.L. | Semiconductor device and method of manufacturing a semiconductor device |
US9204080B2 (en) | 2013-09-20 | 2015-12-01 | Silicon Laboratories Inc. | Multi-chip modules having stacked television demodulators |
US9337146B1 (en) | 2015-01-30 | 2016-05-10 | Qualcomm Incorporated | Three-dimensional integrated circuit stack |
US20170103968A1 (en) * | 2015-10-12 | 2017-04-13 | Invensas Corporation | Embedded wire bond wires |
US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10062661B2 (en) | 2011-05-03 | 2018-08-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US10121768B2 (en) | 2015-05-27 | 2018-11-06 | Bridge Semiconductor Corporation | Thermally enhanced face-to-face semiconductor assembly with built-in heat spreader and method of making the same |
US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10354984B2 (en) | 2015-05-27 | 2019-07-16 | Bridge Semiconductor Corporation | Semiconductor assembly with electromagnetic shielding and thermally enhanced characteristics and method of making the same |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US10529636B2 (en) | 2014-01-17 | 2020-01-07 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US10756049B2 (en) | 2011-10-17 | 2020-08-25 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US10985136B2 (en) * | 2016-12-11 | 2021-04-20 | Intel Corporation | Microelectronic die stack having at least one rotated microelectronic die |
US11291146B2 (en) | 2014-03-07 | 2022-03-29 | Bridge Semiconductor Corp. | Leadframe substrate having modulator and crack inhibiting structure and flip chip assembly using the same |
Families Citing this family (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5886412A (en) | 1995-08-16 | 1999-03-23 | Micron Technology, Inc. | Angularly offset and recessed stacked die multichip device |
US6884657B1 (en) | 1995-08-16 | 2005-04-26 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US5874781A (en) * | 1995-08-16 | 1999-02-23 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US7166495B2 (en) | 1996-02-20 | 2007-01-23 | Micron Technology, Inc. | Method of fabricating a multi-die semiconductor package assembly |
US5696031A (en) * | 1996-11-20 | 1997-12-09 | Micron Technology, Inc. | Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice |
AU6541996A (en) * | 1996-06-24 | 1998-01-14 | International Business Machines Corporation | Stacked semiconductor device package |
JP3575001B2 (en) | 1999-05-07 | 2004-10-06 | アムコー テクノロジー コリア インコーポレーティド | Semiconductor package and manufacturing method thereof |
JP3398721B2 (en) | 1999-05-20 | 2003-04-21 | アムコー テクノロジー コリア インコーポレーティド | Semiconductor package and manufacturing method thereof |
USRE40112E1 (en) | 1999-05-20 | 2008-02-26 | Amkor Technology, Inc. | Semiconductor package and method for fabricating the same |
JP2001077301A (en) * | 1999-08-24 | 2001-03-23 | Amkor Technology Korea Inc | Semiconductor package and its manufacturing method |
KR20010064907A (en) | 1999-12-20 | 2001-07-11 | 마이클 디. 오브라이언 | wire bonding method and semiconductor package using it |
US6414396B1 (en) | 2000-01-24 | 2002-07-02 | Amkor Technology, Inc. | Package for stacked integrated circuits |
US6252305B1 (en) | 2000-02-29 | 2001-06-26 | Advanced Semiconductor Engineering, Inc. | Multichip module having a stacked chip arrangement |
KR100559664B1 (en) | 2000-03-25 | 2006-03-10 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package |
US6337225B1 (en) | 2000-03-30 | 2002-01-08 | Advanced Micro Devices, Inc. | Method of making stacked die assemblies and modules |
US6531784B1 (en) | 2000-06-02 | 2003-03-11 | Amkor Technology, Inc. | Semiconductor package with spacer strips |
US6452278B1 (en) | 2000-06-30 | 2002-09-17 | Amkor Technology, Inc. | Low profile package for plural semiconductor dies |
US6472758B1 (en) | 2000-07-20 | 2002-10-29 | Amkor Technology, Inc. | Semiconductor package including stacked semiconductor dies and bond wires |
US6577013B1 (en) | 2000-09-05 | 2003-06-10 | Amkor Technology, Inc. | Chip size semiconductor packages with stacked dies |
US6552416B1 (en) | 2000-09-08 | 2003-04-22 | Amkor Technology, Inc. | Multiple die lead frame package with enhanced die-to-die interconnect routing using internal lead trace wiring |
US6340846B1 (en) | 2000-12-06 | 2002-01-22 | Amkor Technology, Inc. | Making semiconductor packages with stacked dies and reinforced wire bonds |
US6503776B2 (en) * | 2001-01-05 | 2003-01-07 | Advanced Semiconductor Engineering, Inc. | Method for fabricating stacked chip package |
KR100401020B1 (en) * | 2001-03-09 | 2003-10-08 | 앰코 테크놀로지 코리아 주식회사 | Stacking structure of semiconductor chip and semiconductor package using it |
US6437449B1 (en) | 2001-04-06 | 2002-08-20 | Amkor Technology, Inc. | Making semiconductor devices having stacked dies with biased back surfaces |
US20030006494A1 (en) * | 2001-07-03 | 2003-01-09 | Lee Sang Ho | Thin profile stackable semiconductor package and method for manufacturing |
US20050156322A1 (en) * | 2001-08-31 | 2005-07-21 | Smith Lee J. | Thin semiconductor package including stacked dies |
US6555917B1 (en) | 2001-10-09 | 2003-04-29 | Amkor Technology, Inc. | Semiconductor package having stacked semiconductor chips and method of making the same |
US6946323B1 (en) | 2001-11-02 | 2005-09-20 | Amkor Technology, Inc. | Semiconductor package having one or more die stacked on a prepackaged device and method therefor |
US6737750B1 (en) | 2001-12-07 | 2004-05-18 | Amkor Technology, Inc. | Structures for improving heat dissipation in stacked semiconductor packages |
US7154171B1 (en) | 2002-02-22 | 2006-12-26 | Amkor Technology, Inc. | Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor |
CN100394598C (en) * | 2002-07-31 | 2008-06-11 | 旺宏电子股份有限公司 | Ultrathin stack components |
US20040021230A1 (en) * | 2002-08-05 | 2004-02-05 | Macronix International Co., Ltd. | Ultra thin stacking packaging device |
US7135780B2 (en) | 2003-02-12 | 2006-11-14 | Micron Technology, Inc. | Semiconductor substrate for build-up packages |
US6879047B1 (en) | 2003-02-19 | 2005-04-12 | Amkor Technology, Inc. | Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor |
TWI225299B (en) * | 2003-05-02 | 2004-12-11 | Advanced Semiconductor Eng | Stacked flip chip package |
US6930378B1 (en) | 2003-11-10 | 2005-08-16 | Amkor Technology, Inc. | Stacked semiconductor die assembly having at least one support |
US7675180B1 (en) | 2006-02-17 | 2010-03-09 | Amkor Technology, Inc. | Stacked electronic component package having film-on-wire spacer |
US7633144B1 (en) | 2006-05-24 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package |
US9466545B1 (en) | 2007-02-21 | 2016-10-11 | Amkor Technology, Inc. | Semiconductor package in package |
TWI335055B (en) * | 2007-06-29 | 2010-12-21 | Chipmos Technologies Inc | Chip-stacked package structure |
KR101003568B1 (en) * | 2007-11-14 | 2010-12-22 | 산요 세미컨덕터 컴퍼니 리미티드 | Semiconductor module and image pickup apparatus |
KR101999262B1 (en) * | 2012-09-12 | 2019-07-12 | 삼성전자주식회사 | Semiconductor Package and method for fabricating the same |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5662351A (en) | 1979-10-26 | 1981-05-28 | Hitachi Ltd | Semiconductor device for memory |
JPS5731166A (en) | 1980-07-31 | 1982-02-19 | Fujitsu Ltd | Semiconductor device |
JPS58154254A (en) * | 1982-03-10 | 1983-09-13 | Hitachi Ltd | Semiconductor device |
JPH0274046A (en) | 1988-09-09 | 1990-03-14 | Nec Ic Microcomput Syst Ltd | Semiconductor integrated circuit device |
US4996587A (en) | 1989-04-10 | 1991-02-26 | International Business Machines Corporation | Integrated semiconductor chip package |
US5012323A (en) | 1989-11-20 | 1991-04-30 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
JPH0425166A (en) | 1990-05-21 | 1992-01-28 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacture thereof |
JPH04162767A (en) | 1990-10-26 | 1992-06-08 | Toshiba Corp | Resin-sealed semiconductor device |
EP0489643A1 (en) | 1990-12-05 | 1992-06-10 | Matra Marconi Space France | Solid state memory modules and memory devices having such modules |
US5198963A (en) * | 1991-11-21 | 1993-03-30 | Motorola, Inc. | Multiple integrated circuit module which simplifies handling and testing |
JPH05129516A (en) | 1991-11-01 | 1993-05-25 | Hitachi Ltd | Semiconductor device |
US5291061A (en) | 1993-04-06 | 1994-03-01 | Micron Semiconductor, Inc. | Multi-chip stacked devices |
JPH06132474A (en) | 1992-03-18 | 1994-05-13 | Toshiba Corp | Semiconductor device |
US5313693A (en) | 1991-12-06 | 1994-05-24 | Thomson-Csf | Device for the mounting of very wide-band microwave integrated circuits |
US5323060A (en) | 1993-06-02 | 1994-06-21 | Micron Semiconductor, Inc. | Multichip module having a stacked chip arrangement |
US5422435A (en) | 1992-05-22 | 1995-06-06 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
US5721452A (en) | 1995-08-16 | 1998-02-24 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US5874781A (en) | 1995-08-16 | 1999-02-23 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US5886412A (en) | 1995-08-16 | 1999-03-23 | Micron Technology, Inc. | Angularly offset and recessed stacked die multichip device |
-
1997
- 1997-10-03 US US08/943,644 patent/US5886412A/en not_active Expired - Lifetime
-
1999
- 1999-03-22 US US09/273,701 patent/US6563205B1/en not_active Expired - Lifetime
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5662351A (en) | 1979-10-26 | 1981-05-28 | Hitachi Ltd | Semiconductor device for memory |
JPS5731166A (en) | 1980-07-31 | 1982-02-19 | Fujitsu Ltd | Semiconductor device |
JPS58154254A (en) * | 1982-03-10 | 1983-09-13 | Hitachi Ltd | Semiconductor device |
JPH0274046A (en) | 1988-09-09 | 1990-03-14 | Nec Ic Microcomput Syst Ltd | Semiconductor integrated circuit device |
US4996587A (en) | 1989-04-10 | 1991-02-26 | International Business Machines Corporation | Integrated semiconductor chip package |
US5012323A (en) | 1989-11-20 | 1991-04-30 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
JPH0425166A (en) | 1990-05-21 | 1992-01-28 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacture thereof |
JPH04162767A (en) | 1990-10-26 | 1992-06-08 | Toshiba Corp | Resin-sealed semiconductor device |
EP0489643A1 (en) | 1990-12-05 | 1992-06-10 | Matra Marconi Space France | Solid state memory modules and memory devices having such modules |
JPH05129516A (en) | 1991-11-01 | 1993-05-25 | Hitachi Ltd | Semiconductor device |
US5198963A (en) * | 1991-11-21 | 1993-03-30 | Motorola, Inc. | Multiple integrated circuit module which simplifies handling and testing |
US5313693A (en) | 1991-12-06 | 1994-05-24 | Thomson-Csf | Device for the mounting of very wide-band microwave integrated circuits |
JPH06132474A (en) | 1992-03-18 | 1994-05-13 | Toshiba Corp | Semiconductor device |
US5422435A (en) | 1992-05-22 | 1995-06-06 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
US5291061A (en) | 1993-04-06 | 1994-03-01 | Micron Semiconductor, Inc. | Multi-chip stacked devices |
US5323060A (en) | 1993-06-02 | 1994-06-21 | Micron Semiconductor, Inc. | Multichip module having a stacked chip arrangement |
US5721452A (en) | 1995-08-16 | 1998-02-24 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US5874781A (en) | 1995-08-16 | 1999-02-23 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US5886412A (en) | 1995-08-16 | 1999-03-23 | Micron Technology, Inc. | Angularly offset and recessed stacked die multichip device |
Cited By (113)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040063247A1 (en) * | 2000-05-11 | 2004-04-01 | Yoshiaki Emoto | Semiconductor device and method for manufacturing the same |
US20040178490A1 (en) * | 2001-02-08 | 2004-09-16 | Renesas Technology Corp. | Semiconductor device |
US20020105061A1 (en) * | 2001-02-08 | 2002-08-08 | Shunichi Abe | Semiconductor device and manufacturing method thereof |
US6737736B2 (en) * | 2001-02-08 | 2004-05-18 | Renesas Technology Corp. | Semiconductor device |
US6965154B2 (en) | 2001-02-08 | 2005-11-15 | Renesas Technology Corp. | Semiconductor device |
US20020125580A1 (en) * | 2001-03-01 | 2002-09-12 | Advanced Semiconductor Engineering, Inc. | Stacked semiconductor chip package |
US7023079B2 (en) * | 2001-03-01 | 2006-04-04 | Advanced Semiconductor Engineering, Inc. | Stacked semiconductor chip package |
US7084513B2 (en) * | 2001-12-07 | 2006-08-01 | Fujitsu Limited | Semiconductor device having a plurality of semiconductor chips and method for manufacturing the same |
US7759246B2 (en) | 2001-12-07 | 2010-07-20 | Fujitsu Semiconductor Limited | Semiconductor device having a plurality of semiconductor chips and method for manufacturing the same |
US20060246623A1 (en) * | 2001-12-07 | 2006-11-02 | Fujitsu Limited | Semiconductor device having a plurality of semiconductor chips and method for manufacturing the same |
US20050001329A1 (en) * | 2001-12-07 | 2005-01-06 | Hirohisa Matsuki | Semiconductor device and method for manufacturing the same |
US20080032449A1 (en) * | 2002-01-09 | 2008-02-07 | Micron Technology, Inc. | Stacked Die in Die BGA Package |
US20060292743A1 (en) * | 2002-01-09 | 2006-12-28 | Micron Technolgoy, Inc. | Stacked die in die BGA package |
US20080136045A1 (en) * | 2002-01-09 | 2008-06-12 | Micron Technology, Inc. | Stacked die in die BGA package |
US7799610B2 (en) | 2002-01-09 | 2010-09-21 | Micron Technology, Inc. | Method of fabricating a stacked die having a recess in a die BGA package |
US7371608B2 (en) | 2002-01-09 | 2008-05-13 | Micron Technology, Inc. | Method of fabricating a stacked die having a recess in a die BGA package |
US20080096316A1 (en) * | 2002-01-09 | 2008-04-24 | Micron Technology, Inc. | Stacked Die in Die BGA Package |
US20030162325A1 (en) * | 2002-01-09 | 2003-08-28 | Micron Technology, Inc. | Stacked die in die BGA package |
US8373277B2 (en) | 2002-01-09 | 2013-02-12 | Micron Technology, Inc. | Stacked die in die BGA package |
US7575953B2 (en) | 2002-01-09 | 2009-08-18 | Micron Technology, Inc. | Stacked die with a recess in a die BGA package |
US20060216864A1 (en) * | 2002-01-09 | 2006-09-28 | Micron Technology, Inc. | Stacked die in die BGA package |
US7358117B2 (en) | 2002-01-09 | 2008-04-15 | Micron Technology, Inc. | Stacked die in die BGA package |
US20060292745A1 (en) * | 2002-01-09 | 2006-12-28 | Micron Technology, Inc. | Stacked die in die BGA package |
US20060292746A1 (en) * | 2002-01-09 | 2006-12-28 | Micron Technology, Inc. | Stacked die in die BGA package |
US7344969B2 (en) * | 2002-01-09 | 2008-03-18 | Micron Technology, Inc. | Stacked die in die BGA package |
US7282392B2 (en) | 2002-01-09 | 2007-10-16 | Micron Technology, Inc. | Method of fabricating a stacked die in die BGA package |
US7282390B2 (en) | 2002-01-09 | 2007-10-16 | Micron Technology, Inc. | Stacked die-in-die BGA package with die having a recess |
US20030148597A1 (en) * | 2002-01-09 | 2003-08-07 | Tan Hock Chuan | Stacked die in die BGA package |
US7309623B2 (en) | 2002-01-09 | 2007-12-18 | Micron Technology, Inc. | Method of fabricating a stacked die in die BGA package |
US7332819B2 (en) * | 2002-01-09 | 2008-02-19 | Micron Technology, Inc. | Stacked die in die BGA package |
US7332820B2 (en) | 2002-01-09 | 2008-02-19 | Micron Technology, Inc. | Stacked die in die BGA package |
US6982485B1 (en) * | 2002-02-13 | 2006-01-03 | Amkor Technology, Inc. | Stacking structure for semiconductor chips and a semiconductor package using it |
US7495326B2 (en) * | 2002-10-22 | 2009-02-24 | Unitive International Limited | Stacked electronic structures including offset substrates |
US20040124520A1 (en) * | 2002-10-22 | 2004-07-01 | Rinne Glenn A. | Stacked electronic structures including offset substrates |
US20040135242A1 (en) * | 2003-01-09 | 2004-07-15 | Hsin Chung Hsien | Stacked structure of chips |
US6861288B2 (en) | 2003-01-23 | 2005-03-01 | St Assembly Test Services, Ltd. | Stacked semiconductor packages and method for the fabrication thereof |
US6903464B2 (en) * | 2003-01-30 | 2005-06-07 | Micron Technology, Inc. | Semiconductor die package |
US20040201970A1 (en) * | 2003-04-10 | 2004-10-14 | International Business Machines Corporation | Chip interconnection method and apparatus |
US20050001328A1 (en) * | 2003-06-20 | 2005-01-06 | Chen-Jung Tsai | Dual chips stacked packaging structure |
US7291927B2 (en) * | 2003-06-20 | 2007-11-06 | Macronix International Co., Ltd. | Dual chips stacked packaging structure |
US20050224944A1 (en) * | 2004-04-13 | 2005-10-13 | Stack Devices Corp. | Stacked semiconductor device |
US20060175694A1 (en) * | 2005-02-07 | 2006-08-10 | Hsin Chung H | Stacked structure of integrated circuits and method for manufacturing the same |
US20080067657A1 (en) * | 2006-09-19 | 2008-03-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit devices with multi-dimensional pad structures |
US7928549B2 (en) * | 2006-09-19 | 2011-04-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit devices with multi-dimensional pad structures |
US20080150088A1 (en) * | 2006-12-20 | 2008-06-26 | Reed Paul A | Method for incorporating existing silicon die into 3d integrated stack |
US8110899B2 (en) * | 2006-12-20 | 2012-02-07 | Intel Corporation | Method for incorporating existing silicon die into 3D integrated stack |
US20080230901A1 (en) * | 2007-03-20 | 2008-09-25 | International Business Machines Corporation | Structure for controlled collapse chip connection with displaced captured pads |
US8178984B2 (en) | 2007-04-12 | 2012-05-15 | Micron Technology, Inc. | Flip chip with interposer |
US20080251943A1 (en) * | 2007-04-12 | 2008-10-16 | Corisis David J | Flip chip with interposer, and methods of making same |
US7659151B2 (en) | 2007-04-12 | 2010-02-09 | Micron Technology, Inc. | Flip chip with interposer, and methods of making same |
US20100109149A1 (en) * | 2007-04-12 | 2010-05-06 | Micron Technology, Inc. | Flip chip with interposer, and methods of making same |
US20100219532A1 (en) * | 2007-06-01 | 2010-09-02 | Kenji Yamasaki | Semiconductor device |
US20090065948A1 (en) * | 2007-09-06 | 2009-03-12 | Micron Technology, Inc. | Package structure for multiple die stack |
US7906853B2 (en) | 2007-09-06 | 2011-03-15 | Micron Technology, Inc. | Package structure for multiple die stack |
US20090161402A1 (en) * | 2007-12-20 | 2009-06-25 | Hakjune Oh | Data storage and stackable configurations |
US8399973B2 (en) * | 2007-12-20 | 2013-03-19 | Mosaid Technologies Incorporated | Data storage and stackable configurations |
US9183892B2 (en) | 2007-12-20 | 2015-11-10 | Conversant Intellectual Property Management Inc. | Data storage and stackable chip configurations |
US20090267224A1 (en) * | 2008-04-29 | 2009-10-29 | Silicon Laboratories Inc. | Circuit device including rotated stacked die |
US7855445B2 (en) * | 2008-04-29 | 2010-12-21 | Silicon Laboratories, Inc. | Circuit device including rotated stacked die |
US20120056335A1 (en) * | 2010-03-18 | 2012-03-08 | Mosaid Technologies Incorporated | Multi-chip package with offset die stacking |
US8502368B2 (en) * | 2010-03-18 | 2013-08-06 | Mosaid Technologies Incorporated | Multi-chip package with offset die stacking |
US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
US11424211B2 (en) | 2011-05-03 | 2022-08-23 | Tessera Llc | Package-on-package assembly with wire bonds to encapsulation surface |
US10062661B2 (en) | 2011-05-03 | 2018-08-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US10593643B2 (en) | 2011-05-03 | 2020-03-17 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US8674494B2 (en) | 2011-08-31 | 2014-03-18 | Samsung Electronics Co., Ltd. | Semiconductor package having supporting plate and method of forming the same |
US9412720B2 (en) | 2011-08-31 | 2016-08-09 | Samsung Electronics Co., Ltd. | Semiconductor package having supporting plate and method of forming the same |
US11735563B2 (en) | 2011-10-17 | 2023-08-22 | Invensas Llc | Package-on-package assembly with wire bond vias |
US10756049B2 (en) | 2011-10-17 | 2020-08-25 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US11189595B2 (en) | 2011-10-17 | 2021-11-30 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US20140035114A1 (en) * | 2012-01-19 | 2014-02-06 | Semiconductor Components Industries, Llc | Semiconductor package structure and method |
US9799627B2 (en) * | 2012-01-19 | 2017-10-24 | Semiconductor Components Industries, Llc | Semiconductor package structure and method |
US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US10510659B2 (en) | 2012-05-22 | 2019-12-17 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US10170412B2 (en) | 2012-05-22 | 2019-01-01 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
US11049845B2 (en) * | 2012-09-14 | 2021-06-29 | Longitude Licensing Limited | Semiconductor device having wires connecting connection pads |
US20150235994A1 (en) * | 2012-09-14 | 2015-08-20 | Ps5 Luxco S.A.R.L. | Semiconductor device and method of manufacturing a semiconductor device |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9204080B2 (en) | 2013-09-20 | 2015-12-01 | Silicon Laboratories Inc. | Multi-chip modules having stacked television demodulators |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US10629567B2 (en) | 2013-11-22 | 2020-04-21 | Invensas Corporation | Multiple plated via arrays of different wire heights on same substrate |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10290613B2 (en) | 2013-11-22 | 2019-05-14 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10529636B2 (en) | 2014-01-17 | 2020-01-07 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US11404338B2 (en) | 2014-01-17 | 2022-08-02 | Invensas Corporation | Fine pitch bva using reconstituted wafer with area array accessible for testing |
US11291146B2 (en) | 2014-03-07 | 2022-03-29 | Bridge Semiconductor Corp. | Leadframe substrate having modulator and crack inhibiting structure and flip chip assembly using the same |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9337146B1 (en) | 2015-01-30 | 2016-05-10 | Qualcomm Incorporated | Three-dimensional integrated circuit stack |
US10806036B2 (en) | 2015-03-05 | 2020-10-13 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US10354984B2 (en) | 2015-05-27 | 2019-07-16 | Bridge Semiconductor Corporation | Semiconductor assembly with electromagnetic shielding and thermally enhanced characteristics and method of making the same |
US10121768B2 (en) | 2015-05-27 | 2018-11-06 | Bridge Semiconductor Corporation | Thermally enhanced face-to-face semiconductor assembly with built-in heat spreader and method of making the same |
US10134711B2 (en) | 2015-05-27 | 2018-11-20 | Bridge Semiconductor Corporation | Thermally enhanced semiconductor assembly with three dimensional integration and method of making the same |
US10490528B2 (en) * | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
US10559537B2 (en) | 2015-10-12 | 2020-02-11 | Invensas Corporation | Wire bond wires for interference shielding |
US11462483B2 (en) | 2015-10-12 | 2022-10-04 | Invensas Llc | Wire bond wires for interference shielding |
US10115678B2 (en) | 2015-10-12 | 2018-10-30 | Invensas Corporation | Wire bond wires for interference shielding |
US20170103968A1 (en) * | 2015-10-12 | 2017-04-13 | Invensas Corporation | Embedded wire bond wires |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US10325877B2 (en) | 2015-12-30 | 2019-06-18 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10658302B2 (en) | 2016-07-29 | 2020-05-19 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10985136B2 (en) * | 2016-12-11 | 2021-04-20 | Intel Corporation | Microelectronic die stack having at least one rotated microelectronic die |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
Also Published As
Publication number | Publication date |
---|---|
US5886412A (en) | 1999-03-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6563205B1 (en) | Angularly offset and recessed stacked die multichip device and method of manufacture | |
US6051886A (en) | Angularly offset stacked die multichip device and method of manufacture | |
US5721452A (en) | Angularly offset stacked die multichip device and method of manufacture | |
US5291061A (en) | Multi-chip stacked devices | |
US6359340B1 (en) | Multichip module having a stacked chip arrangement | |
US7375419B2 (en) | Stacked mass storage flash memory package | |
US6461897B2 (en) | Multichip module having a stacked chip arrangement | |
US6882056B2 (en) | Multi-chip package type semiconductor device | |
US6650008B2 (en) | Stacked semiconductor packaging device | |
US7132753B1 (en) | Stacked die assembly having semiconductor die overhanging support | |
US5894165A (en) | Leads between chips assembly | |
US5245215A (en) | Multichip packaged semiconductor device and method for manufacturing the same | |
US5012323A (en) | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe | |
US6087722A (en) | Multi-chip package | |
US20040021230A1 (en) | Ultra thin stacking packaging device | |
US6884657B1 (en) | Angularly offset stacked die multichip device and method of manufacture | |
US20040108585A1 (en) | Electronic component having stacked semiconductor chips in parallel, and a method for producing the component | |
JP3497775B2 (en) | Semiconductor device | |
US7224055B2 (en) | Center pad type IC chip with jumpers, method of processing the same and multi chip package | |
USRE40061E1 (en) | Multi-chip stacked devices | |
US20070197030A1 (en) | Center pad type ic chip with jumpers, method of processing the same and multi chip package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |