US6621165B1 - Semiconductor device fabricated by reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface - Google Patents

Semiconductor device fabricated by reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface Download PDF

Info

Publication number
US6621165B1
US6621165B1 US10/154,871 US15487102A US6621165B1 US 6621165 B1 US6621165 B1 US 6621165B1 US 15487102 A US15487102 A US 15487102A US 6621165 B1 US6621165 B1 US 6621165B1
Authority
US
United States
Prior art keywords
film
contaminant
electroless plating
alloy surface
consisting essentially
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/154,871
Inventor
Sergey Lopatin
Paul L. King
Joffre F. Bernard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries US Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/154,871 priority Critical patent/US6621165B1/en
Application granted granted Critical
Publication of US6621165B1 publication Critical patent/US6621165B1/en
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. AFFIRMATION OF PATENT ASSIGNMENT Assignors: ADVANCED MICRO DEVICES, INC.
Assigned to WILMINGTON TRUST, NATIONAL ASSOCIATION reassignment WILMINGTON TRUST, NATIONAL ASSOCIATION SECURITY AGREEMENT Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Anticipated expiration legal-status Critical
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
    • H01L21/76862—Bombardment with particles, e.g. treatment in noble gas plasmas; UV irradiation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
    • H01L21/76864—Thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to semiconductor devices and their methods of fabrication. More particularly, the present invention relates to the processing of calcium-copper alloy interconnect material and the resultant device utilizing the same. Even more particularly, the present invention relates to reducing and minimizing carbon, sulphur, and oxygen impurities in a calcium-copper alloy interconnect surface.
  • Cu interconnect material may be deposited by CVD, PECVD, sputtering, electroless plating, and electrolytic plating.
  • some disadvantages of using Cu as an interconnect material include etching problems, corrosion, and diffusion into silicon. These problems have sparked further research into the formulation of barrier materials for Cu, which in turn, identified another host of problems associated with the barrier materials themselves (e.g., contamination).
  • the present invention provides a method of fabricating a semiconductor device having contaminant-reduced Ca—Cu alloy surfaces formed on Cu interconnects by cost-effectively removing the contaminant layer and a device thereby formed.
  • Contaminant removal from a Cu—Ca—X surface where contaminant X ⁇ C, S, or O, is achieved by sputtering the Cu—Ca—X surface in an Ar atmosphere between the steps of (a) immersing the Cu interconnect surface into an electroless plating solution comprising Cu salts, Ca salts, their complexing agents, a reducing agent, a pH adjuster, and at least one surfactant for facilitating Ca-doping of the Cu interconnect material; and (b) annealing of the Ca—Cu alloy surface onto the underlying Cu interconnect material to form a Ca—Cu/Cu interconnect structure, whereby the sputtering step, under argon (Ar), selectively and effectively removes contaminants from the Cu—Ca—X layer containing higher concentrations of C,
  • the annealing step primarily removes O and secondarily removes C and S, especially when performed under vacuum, an inert gas, or a reducing ambient such as ammonia (NH 3 ) plasma.
  • the resultant device then comprises a distinctive contaminant-reduced Ca—Cu/Cu interconnect structure.
  • FIG. 1 is a cross-sectional view of a semiconductor substrate having formed thereon a Cu film via a conventional method such as PVD or CVD, in accordance with the related art.
  • FIG. 2 is a cross-sectional view of the semiconductor substrate having formed thereon the Cu film, the Cu film having formed thereon a Cu—Ca—X film via treatment in an electroless plating solution, as shown in FIG. 1, in accordance with the present invention.
  • FIG. 3 is a cross-sectional view of the semiconductor substrate having formed thereon the Cu film, the Cu film having formed thereon a Cu—Ca—X film via treatment in an electroless plating solution, as shown in FIG. 2, the Cu—Ca—X film being further processed by a technique, the technique being selected from a group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting a thin Cu—Ca film on the Cu film, in accordance with the present invention.
  • a technique consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting a thin Cu—Ca film on the Cu film, in accordance with the present invention.
  • FIG. 4 is a cross-sectional view of the semiconductor substrate having formed thereon the Cu film, the Cu film having formed thereon the Cu—Ca—X film via treatment in the electroless plating solution, the Cu—Ca—X film being further processed by the technique being selected from the group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting the thin Cu—Ca film on the Cu film, as shown in FIG. 3, the Cu—Ca film being annealed in a range of 250° C. to 450° C., under vacuum, onto the Cu film, forming a Cu—Ca alloy surface onto the Cu film, thereby forming a contaminant-reduced Ca—Cu/Cu interconnect structure, in accordance with the present invention.
  • the technique being selected from the group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such
  • FIG. 5 is a flowchart of a method for fabricating a semiconductor device having a contaminant-reduced Ca—Cu/Cu interconnect structure, in accordance with the present invention.
  • FIG. 1 illustrates, in cross-section, a semiconductor substrate 10 such as a silicon wafer, having formed thereon a Cu film 20 via a conventional method such as PVD or CVD, in accordance with the related art.
  • FIG. 2 illustrates, in cross-section, the semiconductor substrate 10 , having formed thereon the Cu film 20 , as shown in FIG. 1, the Cu film 20 having formed thereon a Cu—Ca—X film 30 , where X ⁇ C, S, and/or O, via treatment in an electroless plating solution, in accordance with the present invention.
  • FIG. 3 illustrates, in cross-section, the semiconductor substrate 10 having formed thereon the Cu film 20 , the Cu film 20 having formed thereon the Cu—Ca—X film 30 via treatment in the electroless plating solution, as shown in FIG. 2, the Cu—Ca—X film being further processed by a technique, the technique being selected from a group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting a thin Cu—Ca film 30 a on the Cu film 20 , in accordance with the present invention.
  • a technique consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting a thin Cu—Ca film 30 a on the Cu film 20 , in accordance with the present invention.
  • FIG. 4 illustrates, in cross-section, the semiconductor substrate 10 having formed thereon the Cu film 20 , the Cu film 20 having formed thereon the Cu—Ca—X film 30 via treatment in an electroless plating solution, the Cu—Ca—X film 30 being further processed by the technique being selected from the group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting the thin Cu—Ca film 30 a on the Cu film 20 , as shown in FIG. 3, the Cu—Ca film 30 a being annealed in a range of 250° C.
  • the chemical solution may comprise an electroless plating solution, which in turn, may comprise Cu salts, Ca salts, complexing agents, reducing agents, pH adjusters, and surfactants.
  • the Cu—Ca alloy surface is Cu-rich and may have a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
  • FIG. 5 is a flowchart of a method M for fabricating a semiconductor device having a contaminant-reduced Ca—Cu/Cu interconnect structure 100 , in accordance with the present invention.
  • the method M comprises the steps of: providing a semiconductor substrate, as indicated by block 200 ; depositing a Cu film 20 on a semiconductor substrate 10 via a method such as PVD or CVD, as indicated by block 201 ; treating the Cu film 20 in an electroless plating solution, thereby depositing a Cu—Ca—X film 30 onto the Cu film 20 , as indicated by block 202 ; processing the Cu—Ca—X film 30 by a technique selected from a group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, thereby removing at least one contaminant selected from a group of contaminants consisting essentially of C, S, and O from the Cu—Ca—X film 30 , and thereby effecting a thin Cu—Ca film 30 a on

Abstract

A semiconductor device having contaminant-reduced calcium-copper (Ca—Cu) alloy surfaces formed on Cu interconnects fabricated by cost-effectively removing the contaminant layer. Contaminant removal from a Cu—Ca—X surface, where contaminant X═C, S, or O, is achieved by sputtering the Cu—Ca—X surface in an argon (Ar) atmosphere between the steps of (a) immersing the Cu interconnect surface into an electroless plating solution comprising Cu salts, Ca salts, their complexing agents, a reducing agent, a pH adjuster, and at least one surfactant for facilitating Ca-doping of the Cu interconnect material; and (b) annealing of the Ca—Cu alloy surface onto the underlying Cu interconnect material to form a Ca—Cu/Cu interconnect structure, whereby the sputtering step, under Ar, selectively and effectively removes contaminants from the Cu—Ca—X layer containing higher concentrations of C, S, or O, thereby minimizing the post-annealed contaminant level, and thereby producing a uniform Ca—Cu alloy surface (i.e., Cu-rich with 0.2-5% Ca) on the Cu interconnect material for maximizing Ca—Cu/Cu interconnect structure reliability, electromigration resistance, and corrosion prevention. The annealing step primarily removes O and secondarily removes C and S, especially when performed under vacuum, an inert gas, or a reducing ambient such as ammonia (NH3) plasma. Thus, the resultant device then comprises a distinctive contaminant-reduced Ca—Cu/Cu interconnect structure.

Description

CROSS-REFERENCE TO RELATED APPLICATION(S)
This application is a divisional application of, and claims priority from, U.S. patent application Ser. No. 09/728,312 filed Nov. 30, 2000 now U.S. Pat. No. 6,444,580 and is also related to following commonly assigned applications which have been concurrently filed with the priority application:
1. U.S. Ser. No. 09/728,313, entitled “Chemical Solution for Cu—Ca—O thin film formations on Cu Surfaces;”
2. U.S. Ser. No. 09/728,315, entitled “Method of Forming Cu—Ca—O Thin Films on Cu Surfaces in a Chemical Solution and Semiconductor Device Thereby Formed,” and issued as U.S. Pat. No. 6,291,348 B1 on Sep. 18, 2001;
3. U.S. Ser. No. 09/728,314, entitled “Method of Calcium Doping a Cu Surface Using a Chemical Solution and Semiconductor Device Thereby Formed;”
4. U.S. Ser. No. 09/728,684, entitled “Method of Reducing Electromigration in Copper Lines by Calcium-Doping Copper Surfaces in a Chemical Solution and Semiconductor Device Thereby Formed;” and
5. U.S. Ser. No. 09/728,685, entitled “Method of Reducing Electromigration in Copper Lines by Forming an Interim Layer of Calcium-Doped Copper Seed Layer in a Chemical Solution and Semiconductor Device Thereby Formed,” issued as U.S. Pat. No. 6,353,848 B1 on, Mar. 19, 2002.
TECHNICAL FIELD
The present invention relates to semiconductor devices and their methods of fabrication. More particularly, the present invention relates to the processing of calcium-copper alloy interconnect material and the resultant device utilizing the same. Even more particularly, the present invention relates to reducing and minimizing carbon, sulphur, and oxygen impurities in a calcium-copper alloy interconnect surface.
BACKGROUND OF THE INVENTION
Currently, the semiconductor industry is demanding faster and denser devices (e.g., 0.05-μm to 0.25-μm) which implies an ongoing need for low resistance metallization. Such need has sparked research into resistance reduction through the use of barrier metals, stacks, and refractor metals. Despite aluminum's (Al) adequate resistance, other Al properties render it less desirable as a candidate for these higher density devices, especially with respect to its deposition into plug regions having a high aspect ratio cross-sectional area. Thus, research into the use of copper (Cu) as an interconnect material has been revisited, copper being advantageous as a superior electrical conductor, providing better wettability, providing adequate electromigration resistance, and permitting lower depositional temperatures. Cu interconnect material may be deposited by CVD, PECVD, sputtering, electroless plating, and electrolytic plating. However, some disadvantages of using Cu as an interconnect material include etching problems, corrosion, and diffusion into silicon. These problems have sparked further research into the formulation of barrier materials for Cu, which in turn, identified another host of problems associated with the barrier materials themselves (e.g., contamination).
In response to interconnect impurity level concerns relating to the fabrication of semiconductor devices having copper (Cu) alloy interconnect surfaces, the industry has been utilizing chemical vapor deposition (CVD) methods. Ca is an inherently highly reactive element in air; therefore, Cu—Ca alloys would behave similarly. Contamination in the Cu—Ca alloys is especially problematic when wet-chemical methods are used for processing. Cu—Ca alloy surfaces have been found to be highly susceptible to carbon (C), sulphur (S), and oxygen (O) contamination, forming an impure layer on the order of 10-20 Å in thickness, as
1Peter Van Zant, Microchip Fabrication: A Practical Guide to Semiconductor Processing, 3rd Ed., p. 397 (1997). characterized by AES/XPS methods. However, although CVD has been conventionally used for depositing other metal(s) on an interconnect surface, CVD is not a cost-effective method of doping Cu interconnect surfaces with Ca ions. Therefore, a need exists for providing a method of fabricating a semiconductor device having contaminant-reduced Ca—Cu alloy on Cu interconnect surfaces by cost-effectively removing the contaminant layer.
BRIEF SUMMARY OF THE INVENTION
Accordingly, the present invention provides a method of fabricating a semiconductor device having contaminant-reduced Ca—Cu alloy surfaces formed on Cu interconnects by cost-effectively removing the contaminant layer and a device thereby formed. Contaminant removal from a Cu—Ca—X surface, where contaminant X═C, S, or O, is achieved by sputtering the Cu—Ca—X surface in an Ar atmosphere between the steps of (a) immersing the Cu interconnect surface into an electroless plating solution comprising Cu salts, Ca salts, their complexing agents, a reducing agent, a pH adjuster, and at least one surfactant for facilitating Ca-doping of the Cu interconnect material; and (b) annealing of the Ca—Cu alloy surface onto the underlying Cu interconnect material to form a Ca—Cu/Cu interconnect structure, whereby the sputtering step, under argon (Ar), selectively and effectively removes contaminants from the Cu—Ca—X layer containing higher concentrations of C, S, or O, thereby minimizing the post-annealed contaminant level, and thereby producing a uniform Ca—Cu alloy surface (i.e., Cu-rich with 0.2-5% Ca) on the Cu interconnect material for maximizing Ca—Cu/Cu interconnect structure reliability, electromigration resistance, and corrosion prevention. The annealing step primarily removes O and secondarily removes C and S, especially when performed under vacuum, an inert gas, or a reducing ambient such as ammonia (NH3) plasma. Thus, the resultant device then comprises a distinctive contaminant-reduced Ca—Cu/Cu interconnect structure.
BRIEF DESCRIPTION OF THE DRAWING
For a better understanding of the present invention, reference is made to the below-referenced figures of the accompanying Drawing. Reference numbers refer to the same or equivalent parts of the present invention throughout the several figures of the Drawing.
1. FIG. 1 is a cross-sectional view of a semiconductor substrate having formed thereon a Cu film via a conventional method such as PVD or CVD, in accordance with the related art.
2. FIG. 2 is a cross-sectional view of the semiconductor substrate having formed thereon the Cu film, the Cu film having formed thereon a Cu—Ca—X film via treatment in an electroless plating solution, as shown in FIG. 1, in accordance with the present invention.
3. FIG. 3 is a cross-sectional view of the semiconductor substrate having formed thereon the Cu film, the Cu film having formed thereon a Cu—Ca—X film via treatment in an electroless plating solution, as shown in FIG. 2, the Cu—Ca—X film being further processed by a technique, the technique being selected from a group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting a thin Cu—Ca film on the Cu film, in accordance with the present invention.
4. FIG. 4 is a cross-sectional view of the semiconductor substrate having formed thereon the Cu film, the Cu film having formed thereon the Cu—Ca—X film via treatment in the electroless plating solution, the Cu—Ca—X film being further processed by the technique being selected from the group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting the thin Cu—Ca film on the Cu film, as shown in FIG. 3, the Cu—Ca film being annealed in a range of 250° C. to 450° C., under vacuum, onto the Cu film, forming a Cu—Ca alloy surface onto the Cu film, thereby forming a contaminant-reduced Ca—Cu/Cu interconnect structure, in accordance with the present invention.
5. FIG. 5 is a flowchart of a method for fabricating a semiconductor device having a contaminant-reduced Ca—Cu/Cu interconnect structure, in accordance with the present invention.
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 illustrates, in cross-section, a semiconductor substrate 10 such as a silicon wafer, having formed thereon a Cu film 20 via a conventional method such as PVD or CVD, in accordance with the related art.
FIG. 2 illustrates, in cross-section, the semiconductor substrate 10, having formed thereon the Cu film 20, as shown in FIG. 1, the Cu film 20 having formed thereon a Cu—Ca—X film 30, where X═C, S, and/or O, via treatment in an electroless plating solution, in accordance with the present invention.
FIG. 3 illustrates, in cross-section, the semiconductor substrate 10 having formed thereon the Cu film 20, the Cu film 20 having formed thereon the Cu—Ca—X film 30 via treatment in the electroless plating solution, as shown in FIG. 2, the Cu—Ca—X film being further processed by a technique, the technique being selected from a group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting a thin Cu—Ca film 30 a on the Cu film 20, in accordance with the present invention.
FIG. 4 illustrates, in cross-section, the semiconductor substrate 10 having formed thereon the Cu film 20, the Cu film 20 having formed thereon the Cu—Ca—X film 30 via treatment in an electroless plating solution, the Cu—Ca—X film 30 being further processed by the technique being selected from the group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, for removing contaminants such as C, S, and O, effecting the thin Cu—Ca film 30 a on the Cu film 20, as shown in FIG. 3, the Cu—Ca film 30 a being annealed in a range of 250° C. to 450° C., under vacuum, onto the Cu film 20, forming a Cu—Ca alloy surface 30 b onto the Cu film 20, thereby forming a contaminant-reduced Ca—Cu/Cu interconnect structure 100, in accordance with the present invention. Further, the chemical solution may comprise an electroless plating solution, which in turn, may comprise Cu salts, Ca salts, complexing agents, reducing agents, pH adjusters, and surfactants. The Cu—Ca alloy surface is Cu-rich and may have a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
FIG. 5 is a flowchart of a method M for fabricating a semiconductor device having a contaminant-reduced Ca—Cu/Cu interconnect structure 100, in accordance with the present invention. The method M comprises the steps of: providing a semiconductor substrate, as indicated by block 200; depositing a Cu film 20 on a semiconductor substrate 10 via a method such as PVD or CVD, as indicated by block 201; treating the Cu film 20 in an electroless plating solution, thereby depositing a Cu—Ca—X film 30 onto the Cu film 20, as indicated by block 202; processing the Cu—Ca—X film 30 by a technique selected from a group of techniques consisting essentially of (a) sputtering under an Ar atmosphere and (b) treating in a plasma ambient, thereby removing at least one contaminant selected from a group of contaminants consisting essentially of C, S, and O from the Cu—Ca—X film 30, and thereby effecting a thin Cu—Ca film 30 a on the Cu film 20, as indicated by block 203; annealing the substrate 10 having formed thereon the Cu film 20, the Cu film 20 having formed thereon the thin Cu—Ca film 30 a, in a range of 250° C. to 450° C., under vacuum, whereby the Cu and the Ca metals are alloyed together, thereby forming a Cu—Ca alloy surface 30 b onto the Cu film 20, and thereby forming a contaminant-reduced Ca—Cu/Cu interconnect structure 100, as indicated by block 205; and completing formation of the semiconductor device, as indicated by block 205, in accordance with the present invention.
Information as herein shown and described in detail is fully capable of attaining the above-described object of the invention, the presently preferred embodiment of the invention, and is, thus, representative of the subject matter which is broadly contemplated by the present invention. The scope of the present invention fully encompasses other embodiments which may become obvious to those skilled in the art, and is to be limited, accordingly, by nothing other than the appended claims, wherein reference to an element in the singular is not intended to mean “one and only one” unless explicitly so stated, but rather “one or more.” All structural and functional equivalents to the elements of the above-described preferred embodiment and additional embodiments that are known to those of ordinary skill in the art are hereby expressly incorporated by reference and are intended to be encompassed by the present claims.
Moreover, no requirement exists for a device or method to address each and every problem sought to be resolved by the present invention, for such to be encompassed by the present claims. Furthermore, no element, component, or method step in the present disclosure is intended to be dedicated to the public regardless of whether the element, component, or method step is explicitly recited in the claims. However, it should be readily apparent to those of ordinary skill in the art that various changes and modifications in form, semiconductor material, and fabrication material detail may be made without departing from the spirit and scope of the inventions as set forth in the appended claims. No claim herein is to be construed under the provisions of 35 U.S.C. §112, sixth paragraph, unless the element is expressly recited using the phrase “means for.”

Claims (19)

What is claimed:
1. A semiconductor device, having a contaminant-reduced copper-calcium alloy surface on a copper (Cu—Ca/Cu) interconnect structure, comprising:
a semiconductor substrate;
a Cu film deposited on the semiconductor substrate; and
a Cu—Ca alloy surface deposited on the Cu film,
the Cu film comprising a electroless plating treatment, said electroless plating treatment comprising an electroless plating solution for facilitating doping of the Cu film with at least one plurality of ions selected from a group consisting essentially of Cu ions and Ca ions, whereby a Cu—Ca—X film is formed on the Cu film, wherein X denotes at least one contaminant,
the Cu—Ca—X film comprising a removing technique selected from a group consisting essentially of: sputtering under an Ar atmosphere, and treating in a plasma ambient for initially removing the at least one contaminant, and whereby a thin Cu—Ca film is effected on the Cu film,
the thin Cu—Ca film comprising an annealing treatment for finally removing the at least one contaminant,
the thin Cu—Ca film being alloyed, whereby a contaminant-reduced Cu—Ca alloy surface is formed onto the Cu film, and whereby the contaminant-reduced Cu—Ca/Cu interconnect structure, comprising the contaminant-reduced Cu—Ca alloy surface, is formed on the semiconductor device,
the Cu film comprising a depositing technique selected from a group consisting essentially of electroplating, electroless plating, chemical vapor deposition (CVD), plasma vapor deposition (PVD), and plasma enhanced chemical vapor deposition (PECVD),
the electroless plating solution comprising:
a. at least one solvent;
b. at least one Cu salt;
c. at least one Ca salt;
d. at least one complexing agent; and
e. at least one reducing agent, (b) through (e) being dissolved in (a),
electroless plating solution further comprising:
f. at least one pH adjuster; and
g. at least one surfactant, (f) and (g) being dissolved in (a), and
the at least one contaminant being selected from a group consisting essentially of carbon (C), sulphur (S), and oxygen (O).
2. A semiconductor device, having a contaminant-reduced copper-calcium alloy surface on a copper (Cu—Ca/Cu) interconnect structure, comprising:
a semiconductor substrate;
a Cu film deposited on the semiconductor substrate; and
a Cu—Ca alloy surface deposited on the Cu film,
the Cu film comprising a electroless plating treatment, said electroless plating treatment comprising an electroless plating solution for facilitating doping of the Cu film with at least one plurality of ions selected from a group consisting essentially of Cu ions and Ca ions, whereby a Cu—Ca—X film is formed on the Cu film, wherein X denotes at least one contaminant,
the Cu—Ca—X film comprising a removing technique selected from a group consisting essentially of: sputtering under an Ar atmosphere, and treating in a plasma ambient for initially removing the at least one contaminant, and whereby a thin Cu—Ca film is effected on the Cu film,
the thin Cu—Ca film comprising an annealing treatment for finally removing the at least one contaminant,
the thin Cu—Ca film being alloyed, whereby a contaminant-reduced Cu—Ca alloy surface is formed onto the Cu film, and whereby the contaminant-reduced Cu—Ca/Cu interconnect structure, comprising the contaminant-reduced Cu—Ca alloy surface, is formed on the semiconductor device,
the Cu film comprising a depositing technique selected from a group consisting essentially of electroplating, electroless plating, chemical vapor deposition (CVD), plasma vapor deposition (PVD), and plasma enhanced chemical vapor deposition (PECVD),
the at least one contaminant being selected from a group consisting essentially of carbon (C), sulphur (S), and oxygen (O), and
the Cu—Ca alloy surface being Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
3. A semiconductor device, having a contaminant-reduced copper-calcium alloy surface on a copper (Cu—Ca/Cu) interconnect structure, comprising:
a semiconductor substrate;
a Cu film deposited on the semiconductor substrate; and
a Cu—Ca alloy surface deposited on the Cu film,
the Cu film comprising a electroless plating treatment, said electroless plating treatment comprising an electroless plating solution for facilitating doping of the Cu film with at least one plurality of ions selected from a group consisting essentially of Cu ions and Ca ions, whereby a Cu—Ca—X film is formed on the Cu film, wherein X denotes at least one contaminant,
the Cu—Ca—X film comprising a removing technique selected from a group consisting essentially of: sputtering under an Ar atmosphere, and treating in a plasma ambient for initially removing the at least one contaminant, and whereby a thin Cu—Ca film is effected on the Cu film,
the thin Cu—Ca film comprising an annealing treatment for finally removing the at least one contaminant,
the thin Cu—Ca film being alloyed, whereby a contaminant-reduced Cu—Ca alloy surface is formed onto the Cu film, and whereby the contaminant-reduced Cu—Ca/Cu interconnect structure, comprising the contaminant-reduced Cu—Ca alloy surface, is formed on the semiconductor device.
4. A device, as recited in claim 3, wherein the Cu film comprises a depositing technique selected from a group consisting essentially of electroplating, electroless plating, chemical vapor deposition (CVD), plasma vapor deposition (PVD), and plasma enhanced chemical vapor deposition (PECVD).
5. A device, as recited in claim 4, wherein the Cu—Ca alloy surface is Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
6. A device, as recited in claim 3, wherein the electroless plating solution comprises:
a. at least one solvent;
b. at least one Cu salt;
c. at least one Ca salt;
d. at least one complexing agent; and
e. at least one reducing agent, (b) through (e) being dissolved in (a).
7. A device, as recited in claim 6, wherein the Cu—Ca alloy surface is Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
8. A device, as recited in claim 6, wherein the electroless plating solution further comprises:
f. at least one pH adjuster; and
g. at least one surfactant, (f) and (g) being dissolved in (a).
9. A device, as recited in claim 8, wherein the Cu—Ca alloy surface is Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
10. A device, as recited in claim 3, wherein the at least one contaminant is selected from a group consisting essentially of carbon (C), sulphur (S), and oxygen (O).
11. A device, as recited in claim 3, wherein the Cu—Ca alloy surface is Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
12. A semiconductor device having a contaminant-reduced copper-calcium alloy surface on a copper (Cu—Ca/Cu) interconnect structure, as recited in claim 3,
wherein the Cu film a depositing technique selected from a group consisting essentially of electroplating, electroless plating, chemical vapor deposition (CVD), plasma vapor deposition (PVD), and plasma enhanced chemical vapor deposition (PECVD),
wherein the Cu film comprising an electroless plating treatment, said electroless plating treatment comprising an electroless plating solution for facilitating doping of the Cu film with at least one plurality of ions selected from a group consisting essentially of Cu ions and Ca ions, the solution comprising:
a. at least one solvent;
b. at least one Cu salt;
c. at least one Ca salt;
d. at least one complexing agent;
e. at least one reducing agent;
f. at least one pH adjuster; and
g. at least one surfactant,
(b) through (g) being dissolved in (a),
whereby a Cu—Ca—X film is deposited on the Cu film, wherein X denotes at least one contaminant selected from a group consisting essentially of C, S, and O,
wherein the Cu—Ca—X film comprises a removing technique selected from a group consisting essentially of sputtering under an Ar atmosphere, and treating in a plasma ambient for initially removing said at least one contaminant from the Cu—Ca—X film, and whereby a thin Cu—Ca film is effected on the Cu film,
wherein the thin Cu—Ca film comprises an annealing treatment for finally removing said at least one contaminant, said annealing treatment comprising a temperature range of 250° C. to 450° C. in an environment selected from a group consisting essentially of a vacuum, an inert gas, and a reducing ambient, whereby the thin Cu—Ca film is alloyed, whereby a contaminant-reduced Cu—Ca alloy surface is formed onto the Cu film,
wherein the contaminant-reduced Cu—Ca alloy surface is Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %, and
whereby the contaminant-reduced Cu—Ca/Cu interconnect structure, comprising the contaminant-reduced Cu—Ca alloy surface, is formed on the semiconductor substrate.
13. A device, as recited in claim 3, wherein the Cu film comprises a depositing technique selected from a group consisting essentially of electroplating, electroless plating, chemical vapor deposition (CVD), plasma vapor deposition (PVD), and plasma enhanced chemical vapor deposition (PECVD).
14. A device, as recited in claim 13, wherein the Cu—Ca alloy surface is Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
15. A device, as recited in claim 3, wherein the electroless plating solution comprises:
a. at least one solvent;
b. at least one Cu salt;
c. at least one Ca salt;
d. at least one complexing agent; and
e. at least one reducing agent, (b) through (e) being dissolved in (a).
16. A device, as recited in claim 15, wherein the electroless plating solution further comprises:
f. at least one pH adjuster; and
g. at least one surfactant, (f) and (g) being dissolved in (a).
17. A device, as recited in claim 15, wherein the Cu—Ca alloy surface is Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
18. A device, as recited in claim 3, wherein the at least one contaminant is selected from a group consisting essentially of carbon (C), sulphur (S), and oxygen (O).
19. A device, as recited in claim 3, wherein the Cu—Ca alloy surface is Cu-rich with a Ca-doping level in a range of 0.2 atomic % to 5 atomic %.
US10/154,871 2000-11-30 2002-05-23 Semiconductor device fabricated by reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface Expired - Lifetime US6621165B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/154,871 US6621165B1 (en) 2000-11-30 2002-05-23 Semiconductor device fabricated by reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/728,312 US6444580B1 (en) 2000-11-30 2000-11-30 Method of reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface and semiconductor device thereby formed
US10/154,871 US6621165B1 (en) 2000-11-30 2002-05-23 Semiconductor device fabricated by reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/728,312 Division US6444580B1 (en) 2000-11-30 2000-11-30 Method of reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface and semiconductor device thereby formed

Publications (1)

Publication Number Publication Date
US6621165B1 true US6621165B1 (en) 2003-09-16

Family

ID=24926331

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/728,312 Expired - Lifetime US6444580B1 (en) 2000-11-30 2000-11-30 Method of reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface and semiconductor device thereby formed
US10/154,871 Expired - Lifetime US6621165B1 (en) 2000-11-30 2002-05-23 Semiconductor device fabricated by reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/728,312 Expired - Lifetime US6444580B1 (en) 2000-11-30 2000-11-30 Method of reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface and semiconductor device thereby formed

Country Status (1)

Country Link
US (2) US6444580B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110215275A1 (en) * 2005-07-09 2011-09-08 The University Of Utah Research Foundation Methods using surfactants to control unintentional dopant in semiconductors
US20120119269A1 (en) * 2009-06-12 2012-05-17 Ulvac, Inc. Method for producing electronic device, electronic device, semiconductor device, and transistor
US8525339B2 (en) 2011-07-27 2013-09-03 International Business Machines Corporation Hybrid copper interconnect structure and method of fabricating same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6444580B1 (en) * 2000-11-30 2002-09-03 Advanced Micro Devices, Inc. Method of reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface and semiconductor device thereby formed
US6509262B1 (en) * 2000-11-30 2003-01-21 Advanced Micro Devices, Inc. Method of reducing electromigration in copper lines by calcium-doping copper surfaces in a chemical solution

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6353848B1 (en) * 1998-07-31 2002-03-05 Flashpoint Technology, Inc. Method and system allowing a client computer to access a portable digital image capture unit over a network
US6444580B1 (en) * 2000-11-30 2002-09-03 Advanced Micro Devices, Inc. Method of reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface and semiconductor device thereby formed
US6469387B1 (en) * 2000-11-30 2002-10-22 Advanced Micro Devices, Inc. Semiconductor device formed by calcium doping a copper surface using a chemical solution
US6475272B1 (en) * 2000-11-30 2002-11-05 Advanced Micro Devices, Inc. Chemical solution for Cu-Ca-O thin film formations on Cu surfaces
US6509262B1 (en) * 2000-11-30 2003-01-21 Advanced Micro Devices, Inc. Method of reducing electromigration in copper lines by calcium-doping copper surfaces in a chemical solution

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5603983A (en) * 1986-03-24 1997-02-18 Ensci Inc Process for the production of conductive and magnetic transitin metal oxide coated three dimensional substrates
US5004720A (en) * 1987-08-24 1991-04-02 Mitsubishi Denki Kabushiki Kaisha Process for producing a superconductor of an oxide system from acetylacetonates
US5173474A (en) * 1990-04-18 1992-12-22 Xerox Corporation Silicon substrate having an epitaxial superconducting layer thereon and method of making same
US5143867A (en) * 1991-02-13 1992-09-01 International Business Machines Corporation Method for depositing interconnection metallurgy using low temperature alloy processes
US5210069A (en) * 1991-10-16 1993-05-11 Industrial Technology Research Institute Preparation method of high purity 115 K Tl-based superconductor
US5268354A (en) * 1992-03-20 1993-12-07 E. I. Du Pont De Nemours And Comapny Process for making superconducting Tl-Pb-Sr-Ca-Cu-O films
US5776425A (en) * 1995-04-26 1998-07-07 National Science Council Method for preparing porous tin oxide monolith with high specific surface area and controlled degree of transparency
US6291348B1 (en) * 2000-11-30 2001-09-18 Advanced Micro Devices, Inc. Method of forming Cu-Ca-O thin films on Cu surfaces in a chemical solution and semiconductor device thereby formed

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6353848B1 (en) * 1998-07-31 2002-03-05 Flashpoint Technology, Inc. Method and system allowing a client computer to access a portable digital image capture unit over a network
US6444580B1 (en) * 2000-11-30 2002-09-03 Advanced Micro Devices, Inc. Method of reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface and semiconductor device thereby formed
US6469387B1 (en) * 2000-11-30 2002-10-22 Advanced Micro Devices, Inc. Semiconductor device formed by calcium doping a copper surface using a chemical solution
US6475272B1 (en) * 2000-11-30 2002-11-05 Advanced Micro Devices, Inc. Chemical solution for Cu-Ca-O thin film formations on Cu surfaces
US6509262B1 (en) * 2000-11-30 2003-01-21 Advanced Micro Devices, Inc. Method of reducing electromigration in copper lines by calcium-doping copper surfaces in a chemical solution

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Peter Van Zant, Microchip Fabrication: A Practical Guide to Semiconductor Processing, (1997), 397, 3rd Edition, McGraw-Hill, USA.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110215275A1 (en) * 2005-07-09 2011-09-08 The University Of Utah Research Foundation Methods using surfactants to control unintentional dopant in semiconductors
US20120119269A1 (en) * 2009-06-12 2012-05-17 Ulvac, Inc. Method for producing electronic device, electronic device, semiconductor device, and transistor
US8525339B2 (en) 2011-07-27 2013-09-03 International Business Machines Corporation Hybrid copper interconnect structure and method of fabricating same
US8901744B2 (en) 2011-07-27 2014-12-02 International Business Machines Corporation Hybrid copper interconnect structure and method of fabricating same

Also Published As

Publication number Publication date
US6444580B1 (en) 2002-09-03

Similar Documents

Publication Publication Date Title
US7070687B2 (en) Apparatus and method of surface treatment for electrolytic and electroless plating of metals in integrated circuit manufacturing
US6423433B1 (en) Method of forming Cu-Ca-O thin films on Cu surfaces in a chemical solution and semiconductor device thereby
US6358848B1 (en) Method of reducing electromigration in copper lines by forming an interim layer of calcium-doped copper seed layer in a chemical solution and semiconductor device thereby formed
US5766379A (en) Passivated copper conductive layers for microelectronic applications and methods of manufacturing same
US6255733B1 (en) Metal-alloy interconnections for integrated circuits
KR0179822B1 (en) Interconnections structure of semiconductor device and method for manufacturing thereof
EP2248164A2 (en) Microstructure modification in copper interconnect structure
KR20000047659A (en) Enhancing copper electromigration resistance with indium and oxygen lamination
US7884017B2 (en) Thermal methods for cleaning post-CMP wafers
US6821324B2 (en) Cobalt tungsten phosphorus electroless deposition process and materials
US7442267B1 (en) Anneal of ruthenium seed layer to improve copper plating
US6861354B2 (en) Method and structure to reduce defects in integrated circuits and substrates
US7204935B2 (en) Method of etching a metallic film on a substrate
US6624074B1 (en) Method of fabricating a semiconductor device by calcium doping a copper surface using a chemical solution
US6509262B1 (en) Method of reducing electromigration in copper lines by calcium-doping copper surfaces in a chemical solution
US6621165B1 (en) Semiconductor device fabricated by reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface
US6344281B1 (en) Aluminum metallization method and product
KR100701673B1 (en) METHOD FOR FORMING Cu WIRING OF SENICONDUCTOR DEVICE
JP4716323B2 (en) Method for manufacturing Cu wiring film structure
KR100540188B1 (en) Production method of semiconductor device
KR100327092B1 (en) Formation Method of Copper Alloy Wiring of Semiconductor Device
US6475272B1 (en) Chemical solution for Cu-Ca-O thin film formations on Cu surfaces
KR100352661B1 (en) A precleaning method for the enhancement of the deposition rate of the copper film for wiring of elemental semiconductor devices
KR100250954B1 (en) Deposition method of tasinx diffusion barrier and its application for multilevel interconnect contact of semiconductor device
JPH06163544A (en) Wiring structure of semiconductor integrated circuit and fabrication thereof

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023119/0083

Effective date: 20090630

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE

Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001

Effective date: 20181127

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001

Effective date: 20201022

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001

Effective date: 20201117

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117