US6724088B1 - Quantum conductive barrier for contact to shallow diffusion region - Google Patents

Quantum conductive barrier for contact to shallow diffusion region Download PDF

Info

Publication number
US6724088B1
US6724088B1 US09/295,132 US29513299A US6724088B1 US 6724088 B1 US6724088 B1 US 6724088B1 US 29513299 A US29513299 A US 29513299A US 6724088 B1 US6724088 B1 US 6724088B1
Authority
US
United States
Prior art keywords
quantum conductive
shallow
quantum
conductive barrier
doped region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US09/295,132
Inventor
Rajarao Jammy
Jack A. Mandelman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Google LLC
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US09/295,132 priority Critical patent/US6724088B1/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JAMMY, RAJARAO, MANDELMAN, JACK A.
Application granted granted Critical
Publication of US6724088B1 publication Critical patent/US6724088B1/en
Assigned to GOOGLE INC. reassignment GOOGLE INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GOOGLE LLC reassignment GOOGLE LLC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: GOOGLE INC.
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0895Tunnel injectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • various materials are used to form the components of the transistor such as the source and drain diffusion regions, electrical contacts (studs) to the diffusion regions, various dielectric regions, gate conductor, gate oxide, etc.
  • the studs are typically metal (i.e. tungsten) or a highly doped polycrystalline silicon (polysilicon) material whereas the source and drain diffusion regions may be very shallow regions of more precise dopant level in the monocrystalline semiconductor substrate.
  • the successful functioning of the transistor depends in part on the ability of these diverse materials to maintain their original or desirably modified character during manufacture/useful life of the device.
  • the contact metallurgy (the conductive stud) is prone to “spike through” to the junction edge, which results in excessive leakage currents.
  • One technique which is commonly employed in the art avoids contact metallurgy “spike through” by forming a locally deep junction in the contact hole prior to the deposition of the conductive stud material.
  • crystal defects are likely to propagate from the interface between the contact metallurgy and the silicon substrate into the depletion region of the source-drain diffusion. These silicon defects also result in increased junction leakage currents.
  • the contact metallurgy may interact with the monocrystalline semiconductor substrate altering the doping of the diffusion in an undesirable manner.
  • dopant may diffuse from the junction into the stud. This lowers the average doping concentration and increases the resistance of the diffusion. Increased diffusion resistance slows the switching speed of the MOSFET.
  • dopant from the stud may diffuse into the semiconductor substrate. The out-diffusion from the stud may result in an excessively deep diffusion, which degrades the electrical characteristics (i.e. poorer threshold voltage control, increased off-state leakage current) of the MOSFET.
  • the invention provides technology which enables contact structures of improved reliability and performance. More specifically, the invention enables improved contact between conductive studs and shallow diffusion regions by incorporation of a quantum conductive barrier layer at the interface between the conductive stud and shallow diffusion region.
  • the invention encompasses a structure on a semiconductor substrate, the structure comprising (a) a shallow doped region in the substrate, and (b) an electrical contact to the shallow doped region, wherein the structure further comprises (c) a quantum conductive barrier layer between the doped region and the electrical contact, the doped region being in electrically connected to the electrical contact through the quantum conductive barrier layer.
  • the invention further encompasses MOSFET transistor structures containing the quantum conductive barriers of the invention at the interfaces between the conductive studs and the source and drain diffusion regions.
  • the invention encompasses a method of forming a structure on a semiconductor substrate, the structure comprising (a) a shallow doped region in the substrate, (b) an electrical contact to the shallow doped region, and (c) a quantum conductive barrier layer between the doped region and said electrical contact, the method comprising:
  • Preferred quantum conductive barrier layer materials are silicon nitride or silicon oxynitride.
  • the quantum conductive layer(s) is preferably formed by reacting the exposed surface of the shallow doped region with a nitrogen compound.
  • FIG. 1 is a schematic cross section of a MOSFET transistor showing the quantum conductive barrier layers of the invention.
  • the invention provides contact structures of improved reliability and performance. More specifically, the invention enables improved contact between conductive studs and shallow diffusion regions by incorporation of a quantum conductive barrier layer at the interface between the conductive stud and shallow diffusion region. The invention also provides methods for making these structures.
  • the quantum conductive layers of the invention are very thin films of materials which in their bulk properties would be considered dielectrics (i.e., electrical insulators). In very thin layers, however, these materials become electrically conductive. Advantageously, these thin layers also have the ability (a) to prevent or slow diffusion of chemical species from one side of the layer to the other.
  • the bulk resistivity (measured in a thick section at 25° C.) of the materials used to make up the quantum conductive layers of the invention is preferably at least about 10 6 ohm-m, more preferably at least about 10 8 ohm-m, most preferably at least about 10 11 ohm-m.
  • the quantum conductive layer preferably has a thickness of about 50 ⁇ or less, more preferably about 5-30 ⁇ , most preferably about 5-15 ⁇ .
  • the resulting layers preferably have a film resistance of less than about 1 K-ohm- ⁇ m 2 , more preferably less than about 100 ohm- ⁇ m 2 .
  • the series resistance introduced by the quantum conductive layer is equal to the film resistance (ohm- ⁇ m 2 ) divided by the cross-sectional area ( ⁇ m 2 ) of the quantum conductive layer normal to the direction of current.
  • the quantum conductive layers of the invention are preferably substantially uniform, however some variation in thickness may be permissible.
  • the layer thickness is kept in a range permitting the quantum conductive effect to take place for all points on the layer while performing the desired barrier function.
  • Preferred quantum conductive materials are inorganic oxides or nitrides, more preferably silicon nitride compounds selected from the group consisting of silicon nitride or silicon oxynitride. These compounds may be stoichiometric or non-stoichiometric. Alternatively, other ceramic materials, such as, for example, alumina, germanium oxide, yttria-stabilized zirconia or other forms of zirconia may be used. The layer composition may be determined by secondary ion mass spectroscopy (SIMS) or other suitable technique.
  • SIMS secondary ion mass spectroscopy
  • the invention encompasses structures comprising (a) a shallow doped region in a semiconductor substrate, and (b) an electrical contact to the shallow doped region, wherein the structure further comprises (c) a quantum conductive barrier layer between the doped region and the electrical contact, the doped region being in electrically connected to the electrical contact through the quantum conductive barrier layer.
  • the invention is not limited to any specific device configuration incorporating the structures of the invention, however, the structures of the invention are preferably incorporated into a MOSFET or other transistor devices. Examples of various transistor structures are disclosed in U.S. Pat. Nos. 4,691,219; 4,833,094; 5,216,282; 5,363,327; 5,614,431; and 5,792,703, the disclosures of which are incorporated herein by reference.
  • FIG. 1 illustrates one embodiment of the invention.
  • FIG. 1 shows a schematic side view of a MOSFET 40 in a substrate 60 . Shallow source/drain diffusions (doped regions) 42 and 44 are formed in substrate 60 .
  • a gate conductor 46 is formed over a gate oxide 48 between the source/drain diffusions.
  • Side wall spacer 50 is preferably located along the sides of gate conductor 46 .
  • Conductive studs 52 and 54 contact diffusions 42 and 44 through quantum conductive barrier layers 56 and 58 respectively.
  • Conductive studs 52 and 54 are separated from the gate conductor stack by insulating layer 62 .
  • the quantum conductive layer of the invention located at the interface between the conductive studs and the shallow diffusions advantageously acts to prevent or inhibit diffusion of dopants from the studs to the diffusions and further into substrate 60 .
  • the quantum conductive layer minimizes any deepening of the shallow diffusions caused by unwanted dopant migration from the conductive studs.
  • the invention is not limited to any specific material compositions for the various components of the shallow diffusions, the conductive studs or other components. If desired, materials described in the art for forming MOSFETs or other devices employing shallow diffusions may be used.
  • the studs 52 and 54 would typically be made of tungsten or a doped polycrystalline silicon.
  • Substrate 60 would typically be a monocrystalline semiconductor material (most typically silicon, lightly doped silicon or silicon having lightly doped bands).
  • the shallow diffusions would typically be formed by diffusing an appropriate N-type or P-type dopant into the substrate.
  • the insulating layer(s) is typically a silicon dioxide. If present, the gate conductor may be a doped polysilicon or other conductive gate stack composition.
  • the sidewall may be a silicon oxide, silicon nitride, or other appropriate insulating material.
  • Transistor devices or other structures of the invention containing the quantum conductive layers between conductive studs and shallow diffusions may be formed by inserting a quantum conductive layer formation step at an appropriate point(s) in the overall transistor (or other device) manufacturing process.
  • the overall manufacturing process used may be any of those disclosed known in the art such as those described in the patents mentioned above. Alternatively, other variations on manufacturing processes for transistors (or other structures involving contact between a conductive stud and shallow diffusion) may be used.
  • the invention encompasses a method of forming a structure on a semiconductor substrate, the structure comprising (a) a shallow doped region in the substrate, (b) an electrical contact to the shallow doped region, and (c) a quantum conductive barrier layer between the doped region and said electrical contact, the method comprising:
  • the shallow source-drain diffusions may be formed by using methods such as very low energy ion implantation, plasma immersion doping, or doping from a solid source in combination with laser annealing to limit the thermal budget. These methods allow source-drain junction depths in the range of about 20-50 nm to be achieved.
  • the quantum conductive layers of the invention may be formed by various methods. The choice of method may depend on the composition of the surface on which the layer is to be formed and/or the desired quantum conductive layer composition.
  • the quantum conductive layer is preferably formed by reacting a portion of the silicon at the exposed surface with a nitrogen-containing compound in the atmosphere contacting the surface.
  • a nitrogen-containing compound are those which are easily handled in a gaseous state. Examples of preferred nitrogen compounds are selected from the group consisting of ammonia, NO, N 2 O or (under plasma conditions) monatomic nitrogen. Ammonia is the preferred nitrogen compound.
  • the atmosphere may also contain one or more diluent gases such as N 2 , helium or argon.
  • the partial pressure of the nitrogen compound is preferably about 1-760 Torr, more preferably, about 5-10 Torr.
  • the reaction is typically facilitated by heating to a temperature of about 300-950° C., more preferably about 350-750° C.
  • the reaction may be conducted until the desired layer thickness is formed.
  • the reaction is conducted for about 1-30 minutes, more preferably about 10-20 minutes.
  • the reaction is typically self-limiting under these conditions.
  • the exposed diffusion surface may be pre-cleaned by a chemical etch (e.g., HF solution) and/or by a high temperature (e.g., about 900°-1000° C.) bake in a hydrogen atmosphere (or other appropriate reducing atmosphere) to remove some or all of any pre-existing oxide surface layer.
  • a chemical etch e.g., HF solution
  • a high temperature e.g., about 900°-1000° C.
  • hydrogen atmosphere or other appropriate reducing atmosphere
  • the above nitrogen reaction process may be conducted with a substrate having a pre-existing very thin oxide layer.
  • the relative contents of oxygen and nitrogen in the quantum conductive layer can be controlled by the temperature and time of the nitrogen compound reaction, with higher temperatures and longer reaction times giving a more nitrogen-rich layer.
  • oxynitride layers may be formed by introducing a very minor amount of oxygen into the nitrogen compound-containing atmosphere. In general, this method is less preferred since control of the oxygen content and/or layer thickness may be difficult.
  • the quantum conductive layer may be formed by chemical vapor deposition.
  • the reactants for forming the quantum conductive layer may be those typically used to form a layer of the corresponding dielectric material, however the reaction conditions (time, temperature, pressure) and/or proportions of the reactants must be appropriately reduced to avoid deposition of an excessively thick film. See, for example, the process for forming germanium oxide thin films described in U.S. Pat. Nos. 5,648,861 and 5,051,786, the disclosures of which are incorporated herein by reference. Alternative methods for forming the desired films may be found in the “Handbook of Thin Film Technology” by Maissel & Glang, McGraw-Hill Book Co. (1970) and in similar treatises. Appropriate etching techniques may be used to reduce excess film thickness where necessary.

Abstract

Structures such as source/drain contacts of improved reliability are enabled by the creation and use of quantum conductive barrier layers at the interface between the electrical contact and the shallow diffusion source/drain region. The quantum conductive layers are preferably nitrides or oxynitrides. The improved structure is preferably part of a transistor structure of an integrated circuit device. The contacts structures are especially useful for devices employing ultra-shallow junctions.

Description

BACKGROUND OF THE INVENTION
In construction of microelectronic devices, it is well known that there is a constant pressure for reduction of device size and/or increase of device capability at a given scale.
In the actual construction of reduced scale devices, attention must be paid to higher precision in configuring the materials from which the device components are formed. Attention must also be paid to the interaction of the various materials used in device construction during the device manufacture process, during device testing, and during device operation. In this regard, finer sized device components are more sensitive to adverse materials interactions since the amount of material forming the component is smaller. For example, an interaction that might have only affected the border area of a large component would affect an entire component of smaller scale (e.g., where the scale of the smaller component is the same size as the border area of the larger component). Thus, reduction in component scale forces consideration of materials interaction problems which could have been viewed as non-critical for larger scale components.
In the context of devices such as MOSFET transistors in semiconductor substrates, various materials are used to form the components of the transistor such as the source and drain diffusion regions, electrical contacts (studs) to the diffusion regions, various dielectric regions, gate conductor, gate oxide, etc. For example, the studs are typically metal (i.e. tungsten) or a highly doped polycrystalline silicon (polysilicon) material whereas the source and drain diffusion regions may be very shallow regions of more precise dopant level in the monocrystalline semiconductor substrate. The successful functioning of the transistor depends in part on the ability of these diverse materials to maintain their original or desirably modified character during manufacture/useful life of the device.
Unfortunately, the nature of these materials is such that unwanted interactions may occur unless otherwise prevented. For example, ultra-shallow junctions (required for scalability of MOSFETs to channel lengths significantly shorter than 100 nm) present challenges to successfully forming contacts to source/drain diffusions.
In particular with ultra-shallow junctions, the contact metallurgy (the conductive stud) is prone to “spike through” to the junction edge, which results in excessive leakage currents. One technique which is commonly employed in the art avoids contact metallurgy “spike through” by forming a locally deep junction in the contact hole prior to the deposition of the conductive stud material. Additionally, in the absence of an additional deeper diffusion, crystal defects are likely to propagate from the interface between the contact metallurgy and the silicon substrate into the depletion region of the source-drain diffusion. These silicon defects also result in increased junction leakage currents. Although this deeper diffusion is spaced away from the gate conductor its presence still degrades the short channel characteristics of the MOSFET, since ultra-short channel MOSFETs are very sensitive to junction depth. Furthermore, because of alignment tolerance the proximity of the deeper diffusion to the gate edge may vary randomly. This results in statistical variation of the electrical characteristics of the MOSFET. Therefore, the prior art technique used for contacting source-drain diffusions does not allow the MOSFET to be scaled in an optimal manner.
Additionally, the contact metallurgy may interact with the monocrystalline semiconductor substrate altering the doping of the diffusion in an undesirable manner. In the case of a tungsten stud, dopant may diffuse from the junction into the stud. This lowers the average doping concentration and increases the resistance of the diffusion. Increased diffusion resistance slows the switching speed of the MOSFET. For a polysilicon stud, which is customarily heavily doped to provide low resistance, dopant from the stud may diffuse into the semiconductor substrate. The out-diffusion from the stud may result in an excessively deep diffusion, which degrades the electrical characteristics (i.e. poorer threshold voltage control, increased off-state leakage current) of the MOSFET.
One approach to avoid unwanted interaction has been to employ an intrinsically conductive compound barrier (e.g. TiN or suicide) between the stud and the shallow source/drain diffusion region. See for example, the discussion in “Fundamentals of Semiconductor Processing Technologies” by B. El-Kareh, Kluwer Academic Publishers, (1995), p. 534-546. These modifications may introduce other materials interaction problems and/or add significantly to the cost/complexity of the fabrication process.
Thus, there is a desire for improved contact structures which allow better control of materials interactions to enable construction of reliable reduced scale transistor devices. It is also desired to meet these needs in an economical manner that minimizes or avoids compromise of other device or component properties.
SUMMARY OF THE INVENTION
The invention provides technology which enables contact structures of improved reliability and performance. More specifically, the invention enables improved contact between conductive studs and shallow diffusion regions by incorporation of a quantum conductive barrier layer at the interface between the conductive stud and shallow diffusion region.
In one aspect, the invention encompasses a structure on a semiconductor substrate, the structure comprising (a) a shallow doped region in the substrate, and (b) an electrical contact to the shallow doped region, wherein the structure further comprises (c) a quantum conductive barrier layer between the doped region and the electrical contact, the doped region being in electrically connected to the electrical contact through the quantum conductive barrier layer.
The invention further encompasses MOSFET transistor structures containing the quantum conductive barriers of the invention at the interfaces between the conductive studs and the source and drain diffusion regions.
In another aspect, the invention encompasses a method of forming a structure on a semiconductor substrate, the structure comprising (a) a shallow doped region in the substrate, (b) an electrical contact to the shallow doped region, and (c) a quantum conductive barrier layer between the doped region and said electrical contact, the method comprising:
(a) providing a monocrystalline semiconductor substrate having a shallow doped region with an exposed surface,
(b) forming a quantum conductive layer on the exposed surface, and
(c) forming a conductive contact over the quantum conductive layer.
Preferred quantum conductive barrier layer materials are silicon nitride or silicon oxynitride. The quantum conductive layer(s) is preferably formed by reacting the exposed surface of the shallow doped region with a nitrogen compound.
These and other aspects of the invention are described in further detail below.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic cross section of a MOSFET transistor showing the quantum conductive barrier layers of the invention.
DETAILED DESCRIPTION OF THE INVENTION
The invention provides contact structures of improved reliability and performance. More specifically, the invention enables improved contact between conductive studs and shallow diffusion regions by incorporation of a quantum conductive barrier layer at the interface between the conductive stud and shallow diffusion region. The invention also provides methods for making these structures.
The quantum conductive layers of the invention are very thin films of materials which in their bulk properties would be considered dielectrics (i.e., electrical insulators). In very thin layers, however, these materials become electrically conductive. Advantageously, these thin layers also have the ability (a) to prevent or slow diffusion of chemical species from one side of the layer to the other. The bulk resistivity (measured in a thick section at 25° C.) of the materials used to make up the quantum conductive layers of the invention is preferably at least about 106 ohm-m, more preferably at least about 108 ohm-m, most preferably at least about 1011 ohm-m.
The quantum conductive layer preferably has a thickness of about 50 Å or less, more preferably about 5-30 Å, most preferably about 5-15 Å. The resulting layers preferably have a film resistance of less than about 1 K-ohm-μm2, more preferably less than about 100 ohm-μm2. The series resistance introduced by the quantum conductive layer is equal to the film resistance (ohm-μm2) divided by the cross-sectional area (μm2) of the quantum conductive layer normal to the direction of current.
The quantum conductive layers of the invention are preferably substantially uniform, however some variation in thickness may be permissible. Preferably, the layer thickness is kept in a range permitting the quantum conductive effect to take place for all points on the layer while performing the desired barrier function.
Preferred quantum conductive materials are inorganic oxides or nitrides, more preferably silicon nitride compounds selected from the group consisting of silicon nitride or silicon oxynitride. These compounds may be stoichiometric or non-stoichiometric. Alternatively, other ceramic materials, such as, for example, alumina, germanium oxide, yttria-stabilized zirconia or other forms of zirconia may be used. The layer composition may be determined by secondary ion mass spectroscopy (SIMS) or other suitable technique.
The invention encompasses structures comprising (a) a shallow doped region in a semiconductor substrate, and (b) an electrical contact to the shallow doped region, wherein the structure further comprises (c) a quantum conductive barrier layer between the doped region and the electrical contact, the doped region being in electrically connected to the electrical contact through the quantum conductive barrier layer. The invention is not limited to any specific device configuration incorporating the structures of the invention, however, the structures of the invention are preferably incorporated into a MOSFET or other transistor devices. Examples of various transistor structures are disclosed in U.S. Pat. Nos. 4,691,219; 4,833,094; 5,216,282; 5,363,327; 5,614,431; and 5,792,703, the disclosures of which are incorporated herein by reference.
FIG. 1 illustrates one embodiment of the invention. FIG. 1 shows a schematic side view of a MOSFET 40 in a substrate 60. Shallow source/drain diffusions (doped regions) 42 and 44 are formed in substrate 60. A gate conductor 46 is formed over a gate oxide 48 between the source/drain diffusions. Side wall spacer 50 is preferably located along the sides of gate conductor 46. Conductive studs 52 and 54 contact diffusions 42 and 44 through quantum conductive barrier layers 56 and 58 respectively. Conductive studs 52 and 54 are separated from the gate conductor stack by insulating layer 62.
The quantum conductive layer of the invention, located at the interface between the conductive studs and the shallow diffusions advantageously acts to prevent or inhibit diffusion of dopants from the studs to the diffusions and further into substrate 60. Thus, the quantum conductive layer minimizes any deepening of the shallow diffusions caused by unwanted dopant migration from the conductive studs.
The invention is not limited to any specific material compositions for the various components of the shallow diffusions, the conductive studs or other components. If desired, materials described in the art for forming MOSFETs or other devices employing shallow diffusions may be used. Thus, the studs 52 and 54 would typically be made of tungsten or a doped polycrystalline silicon. Substrate 60 would typically be a monocrystalline semiconductor material (most typically silicon, lightly doped silicon or silicon having lightly doped bands). The shallow diffusions would typically be formed by diffusing an appropriate N-type or P-type dopant into the substrate. The insulating layer(s) is typically a silicon dioxide. If present, the gate conductor may be a doped polysilicon or other conductive gate stack composition. The sidewall may be a silicon oxide, silicon nitride, or other appropriate insulating material.
Transistor devices or other structures of the invention containing the quantum conductive layers between conductive studs and shallow diffusions may be formed by inserting a quantum conductive layer formation step at an appropriate point(s) in the overall transistor (or other device) manufacturing process. The overall manufacturing process used may be any of those disclosed known in the art such as those described in the patents mentioned above. Alternatively, other variations on manufacturing processes for transistors (or other structures involving contact between a conductive stud and shallow diffusion) may be used.
In one embodiment, the invention encompasses a method of forming a structure on a semiconductor substrate, the structure comprising (a) a shallow doped region in the substrate, (b) an electrical contact to the shallow doped region, and (c) a quantum conductive barrier layer between the doped region and said electrical contact, the method comprising:
(a) providing a monocrystalline semiconductor substrate having a shallow doped region with an exposed surface,
(b) forming a quantum conductive layer on the exposed surface, and
(c) forming a conductive contact over the quantum conductive layer.
The shallow source-drain diffusions may be formed by using methods such as very low energy ion implantation, plasma immersion doping, or doping from a solid source in combination with laser annealing to limit the thermal budget. These methods allow source-drain junction depths in the range of about 20-50 nm to be achieved.
The quantum conductive layers of the invention may be formed by various methods. The choice of method may depend on the composition of the surface on which the layer is to be formed and/or the desired quantum conductive layer composition.
Where the exposed surface on which the layer is to be formed has a high silicon content (e.g., a conventional (doped or undoped) polycrystalline, amorphous or monocrystalline silicon), the quantum conductive layer is preferably formed by reacting a portion of the silicon at the exposed surface with a nitrogen-containing compound in the atmosphere contacting the surface. Preferred nitrogen-containing compounds are those which are easily handled in a gaseous state. Examples of preferred nitrogen compounds are selected from the group consisting of ammonia, NO, N2O or (under plasma conditions) monatomic nitrogen. Ammonia is the preferred nitrogen compound. The atmosphere may also contain one or more diluent gases such as N2, helium or argon. The partial pressure of the nitrogen compound is preferably about 1-760 Torr, more preferably, about 5-10 Torr. The reaction is typically facilitated by heating to a temperature of about 300-950° C., more preferably about 350-750° C. The reaction may be conducted until the desired layer thickness is formed. Preferably, the reaction is conducted for about 1-30 minutes, more preferably about 10-20 minutes. The reaction is typically self-limiting under these conditions.
If desired, the exposed diffusion surface may be pre-cleaned by a chemical etch (e.g., HF solution) and/or by a high temperature (e.g., about 900°-1000° C.) bake in a hydrogen atmosphere (or other appropriate reducing atmosphere) to remove some or all of any pre-existing oxide surface layer. The techniques described in U.S. Pat. No. 5,194,397 may also be used to control the presence of oxide film. Other known methods for removal of residual films may also be used where appropriate.
Where an oxynitride quantum conductive layer is desired, the above nitrogen reaction process may be conducted with a substrate having a pre-existing very thin oxide layer. In such instances, the relative contents of oxygen and nitrogen in the quantum conductive layer can be controlled by the temperature and time of the nitrogen compound reaction, with higher temperatures and longer reaction times giving a more nitrogen-rich layer. Alternatively, if desired, oxynitride layers may be formed by introducing a very minor amount of oxygen into the nitrogen compound-containing atmosphere. In general, this method is less preferred since control of the oxygen content and/or layer thickness may be difficult.
Where reaction of the underlying surface is not desired or not practical, the quantum conductive layer may be formed by chemical vapor deposition. In such instances, the reactants for forming the quantum conductive layer may be those typically used to form a layer of the corresponding dielectric material, however the reaction conditions (time, temperature, pressure) and/or proportions of the reactants must be appropriately reduced to avoid deposition of an excessively thick film. See, for example, the process for forming germanium oxide thin films described in U.S. Pat. Nos. 5,648,861 and 5,051,786, the disclosures of which are incorporated herein by reference. Alternative methods for forming the desired films may be found in the “Handbook of Thin Film Technology” by Maissel & Glang, McGraw-Hill Book Co. (1970) and in similar treatises. Appropriate etching techniques may be used to reduce excess film thickness where necessary.
Other process variations may be used to form the structures of the invention as may be apparent to those skilled in the art.

Claims (9)

What is claimed is:
1. A structure on a semiconductor substrate, said structure comprising (a) a shallow doped region in said substrate, and (b) a doped polysilicon electrical contact to said shallow doped region, wherein said structure further comprises (c) a quantum conductive barrier layer between said doped region and said electrical contact, said doped region being electrically connected to said electrical contact through said quantum conductive barrier layer.
2. The structure of claim 1 wherein said shallow doped region is a source or drain for a transistor.
3. The structure of claim 1 wherein said shallow doped region has a depth of about 20-50 nm.
4. The structure of claim 1 wherein said quantum conductive barrier layer consists of a material selected from the group consisting of silicon nitride, silicon oxynitride, alumina, germanium oxide and yttria-stabilized zirconia.
5. The structure of claim 4 wherein said quantum conductive barrier layer consists of a material selected from the group consisting of silicon nitride, silicon oxynitride.
6. The structure of claim 1 wherein said quantum conductive layer has a thickness of less than about 50 Å.
7. The structure of claim 1 wherein said quantum conductive layer has a thickness of about 5-30 Å.
8. The structure of claim 1 wherein said quantum conductive barrier layer consists of a material having a bulk resistivity of at least about 106 ohm-m.
9. The structure of claim 1 wherein said quantum conductive barrier layer consists of a material having a bulk resistivity of at least about 1011 ohm-m.
US09/295,132 1999-04-20 1999-04-20 Quantum conductive barrier for contact to shallow diffusion region Expired - Lifetime US6724088B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/295,132 US6724088B1 (en) 1999-04-20 1999-04-20 Quantum conductive barrier for contact to shallow diffusion region

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/295,132 US6724088B1 (en) 1999-04-20 1999-04-20 Quantum conductive barrier for contact to shallow diffusion region

Publications (1)

Publication Number Publication Date
US6724088B1 true US6724088B1 (en) 2004-04-20

Family

ID=32069435

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/295,132 Expired - Lifetime US6724088B1 (en) 1999-04-20 1999-04-20 Quantum conductive barrier for contact to shallow diffusion region

Country Status (1)

Country Link
US (1) US6724088B1 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040063277A1 (en) * 2002-09-27 2004-04-01 International Business Machines Corporation Semiconductor method and structure for simultaneously forming a trench capacitor dielectric and trench sidewall device dielectric
EP2359394A2 (en) * 2008-12-19 2011-08-24 Intel Corporation Metal-insulator-semiconductor tunneling contacts
CN104051530A (en) * 2013-03-14 2014-09-17 台湾积体电路制造股份有限公司 Metal-Oxide-Semiconductor Field-Effect Transistor with Metal-Insulator Semiconductor Contact Structure to Reduce Schottky Barrier
US9209261B2 (en) 2002-08-12 2015-12-08 Acorn Technologies, Inc. Method for depinning the fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US9270083B2 (en) 2011-08-12 2016-02-23 Acorn Technologies, Inc. Tensile strained semiconductor photon emission and detection devices and integrated photonics system
US9362376B2 (en) 2011-11-23 2016-06-07 Acorn Technologies, Inc. Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers
US9536973B2 (en) 2013-03-14 2017-01-03 Taiwan Semiconductor Manufacturing Company, Ltd. Metal-oxide-semiconductor field-effect transistor with metal-insulator-semiconductor contact structure to reduce schottky barrier
US9583614B2 (en) 2002-08-12 2017-02-28 Acorn Technologies, Inc. Insulated gate field effect transistor having passivated schottky barriers to the channel
US9620611B1 (en) 2016-06-17 2017-04-11 Acorn Technology, Inc. MIS contact structure with metal oxide conductor
US10170627B2 (en) 2016-11-18 2019-01-01 Acorn Technologies, Inc. Nanowire transistor with source and drain induced by electrical contacts with negative schottky barrier height
US10833194B2 (en) 2010-08-27 2020-11-10 Acorn Semi, Llc SOI wafers and devices with buried stressor

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4043848A (en) * 1971-04-30 1977-08-23 Texas Instruments Incorporated Method of fabrication of insulated gate field effect semiconductor devices
US4141022A (en) * 1977-09-12 1979-02-20 Signetics Corporation Refractory metal contacts for IGFETS
US4691219A (en) 1980-07-08 1987-09-01 International Business Machines Corporation Self-aligned polysilicon base contact structure
US4833094A (en) 1986-10-17 1989-05-23 International Business Machines Corporation Method of making a dynamic ram cell having shared trench storage capacitor with sidewall-defined bridge contacts and gate electrodes
US5051786A (en) 1989-10-24 1991-09-24 Mcnc Passivated polycrystalline semiconductors quantum well/superlattice structures fabricated thereof
EP0499249A2 (en) * 1991-02-14 1992-08-19 Fujitsu Limited Method of producing a semiconductor device including a barrier layer
US5185689A (en) * 1992-04-29 1993-02-09 Motorola Inc. Capacitor having a ruthenate electrode and method of formation
US5216282A (en) 1991-10-29 1993-06-01 International Business Machines Corporation Self-aligned contact studs for semiconductor structures
US5300455A (en) * 1990-12-13 1994-04-05 France Telecom Process for producing an electrically conductive diffusion barrier at the metal/silicon interface of a MOS transistor
US5363327A (en) 1993-01-19 1994-11-08 International Business Machines Corporation Buried-sidewall-strap two transistor one capacitor trench cell
US5371410A (en) * 1991-03-27 1994-12-06 Sgs-Thomson Microelectronics, Inc. Integrated circuit metallization with zero contact enclosure requirements
US5387548A (en) * 1992-06-22 1995-02-07 Motorola, Inc. Method of forming an etched ohmic contact
US5612254A (en) * 1992-06-29 1997-03-18 Intel Corporation Methods of forming an interconnect on a semiconductor substrate
US5614431A (en) 1995-12-20 1997-03-25 International Business Machines Corporation Method of making buried strap trench cell yielding an extended transistor
US5648861A (en) 1995-01-31 1997-07-15 Victor Company Of Japan, Ltd. Spatial light modulator having a germanium oxide light shielding layer containing additive material or laminated with SiO2
US5654567A (en) * 1994-02-14 1997-08-05 Texas Instruments Incorporated Capacitor, electrode or wiring structure, and semi conductor device
US5689139A (en) * 1995-09-11 1997-11-18 Advanced Micro Devices, Inc. Enhanced electromigration lifetime of metal interconnection lines
US5714418A (en) * 1995-11-08 1998-02-03 Intel Corporation Diffusion barrier for electrical interconnects in an integrated circuit
US5792703A (en) 1996-03-20 1998-08-11 International Business Machines Corporation Self-aligned contact wiring process for SI devices
US5801916A (en) * 1995-11-13 1998-09-01 Micron Technology, Inc. Pre-patterned contact fill capacitor for dielectric etch protection
US6037263A (en) * 1998-11-05 2000-03-14 Vanguard International Semiconductor Corporation Plasma enhanced CVD deposition of tungsten and tungsten compounds

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4043848A (en) * 1971-04-30 1977-08-23 Texas Instruments Incorporated Method of fabrication of insulated gate field effect semiconductor devices
US4141022A (en) * 1977-09-12 1979-02-20 Signetics Corporation Refractory metal contacts for IGFETS
US4691219A (en) 1980-07-08 1987-09-01 International Business Machines Corporation Self-aligned polysilicon base contact structure
US4833094A (en) 1986-10-17 1989-05-23 International Business Machines Corporation Method of making a dynamic ram cell having shared trench storage capacitor with sidewall-defined bridge contacts and gate electrodes
US5051786A (en) 1989-10-24 1991-09-24 Mcnc Passivated polycrystalline semiconductors quantum well/superlattice structures fabricated thereof
US5300455A (en) * 1990-12-13 1994-04-05 France Telecom Process for producing an electrically conductive diffusion barrier at the metal/silicon interface of a MOS transistor
EP0499249A2 (en) * 1991-02-14 1992-08-19 Fujitsu Limited Method of producing a semiconductor device including a barrier layer
US5371410A (en) * 1991-03-27 1994-12-06 Sgs-Thomson Microelectronics, Inc. Integrated circuit metallization with zero contact enclosure requirements
US5216282A (en) 1991-10-29 1993-06-01 International Business Machines Corporation Self-aligned contact studs for semiconductor structures
US5185689A (en) * 1992-04-29 1993-02-09 Motorola Inc. Capacitor having a ruthenate electrode and method of formation
US5387548A (en) * 1992-06-22 1995-02-07 Motorola, Inc. Method of forming an etched ohmic contact
US5612254A (en) * 1992-06-29 1997-03-18 Intel Corporation Methods of forming an interconnect on a semiconductor substrate
US5363327A (en) 1993-01-19 1994-11-08 International Business Machines Corporation Buried-sidewall-strap two transistor one capacitor trench cell
US5654567A (en) * 1994-02-14 1997-08-05 Texas Instruments Incorporated Capacitor, electrode or wiring structure, and semi conductor device
US5648861A (en) 1995-01-31 1997-07-15 Victor Company Of Japan, Ltd. Spatial light modulator having a germanium oxide light shielding layer containing additive material or laminated with SiO2
US5689139A (en) * 1995-09-11 1997-11-18 Advanced Micro Devices, Inc. Enhanced electromigration lifetime of metal interconnection lines
US5714418A (en) * 1995-11-08 1998-02-03 Intel Corporation Diffusion barrier for electrical interconnects in an integrated circuit
US5801916A (en) * 1995-11-13 1998-09-01 Micron Technology, Inc. Pre-patterned contact fill capacitor for dielectric etch protection
US5614431A (en) 1995-12-20 1997-03-25 International Business Machines Corporation Method of making buried strap trench cell yielding an extended transistor
US5792703A (en) 1996-03-20 1998-08-11 International Business Machines Corporation Self-aligned contact wiring process for SI devices
US6037263A (en) * 1998-11-05 2000-03-14 Vanguard International Semiconductor Corporation Plasma enhanced CVD deposition of tungsten and tungsten compounds

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"Fundamentals of Semiconducotro Processing Technologies" by B. El-Kareh, Kluwer Academic Publishers, (1995), p. 534-546.

Cited By (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10950707B2 (en) 2002-08-12 2021-03-16 Acorn Semi, Llc Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US11018237B2 (en) 2002-08-12 2021-05-25 Acorn Semi, Llc Method for depinning the fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US11355613B2 (en) 2002-08-12 2022-06-07 Acorn Semi, Llc Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US11056569B2 (en) 2002-08-12 2021-07-06 Acorn Semi, Llc Method for depinning the fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US11043571B2 (en) 2002-08-12 2021-06-22 Acorn Semi, Llc Insulated gate field effect transistor having passivated schottky barriers to the channel
US10937880B2 (en) 2002-08-12 2021-03-02 Acorn Semi, Llc Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US9461167B2 (en) 2002-08-12 2016-10-04 Acorn Technologies, Inc. Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US9209261B2 (en) 2002-08-12 2015-12-08 Acorn Technologies, Inc. Method for depinning the fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US10090395B2 (en) 2002-08-12 2018-10-02 Acorn Technologies, Inc. Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US9425277B2 (en) 2002-08-12 2016-08-23 Acorn Technologies, Inc. Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US10186592B2 (en) 2002-08-12 2019-01-22 Acorn Technologies, Inc. Method for depinning the fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US10388748B2 (en) 2002-08-12 2019-08-20 Acorn Technologies, Inc. Method for depinning the fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US9905691B2 (en) 2002-08-12 2018-02-27 Acorn Technologies, Inc. Method for depinning the fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US9812542B2 (en) 2002-08-12 2017-11-07 Acorn Technologies, Inc. Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions
US9583614B2 (en) 2002-08-12 2017-02-28 Acorn Technologies, Inc. Insulated gate field effect transistor having passivated schottky barriers to the channel
US20040063277A1 (en) * 2002-09-27 2004-04-01 International Business Machines Corporation Semiconductor method and structure for simultaneously forming a trench capacitor dielectric and trench sidewall device dielectric
US6936512B2 (en) 2002-09-27 2005-08-30 International Business Machines Corporation Semiconductor method and structure for simultaneously forming a trench capacitor dielectric and trench sidewall device dielectric
EP2359394A4 (en) * 2008-12-19 2012-11-28 Intel Corp Metal-insulator-semiconductor tunneling contacts
US8952541B2 (en) 2008-12-19 2015-02-10 Intel Corporation Method of fabricating metal-insulator-semiconductor tunneling contacts using conformal deposition and thermal growth processes
US9437706B2 (en) 2008-12-19 2016-09-06 Intel Corporation Method of fabricating metal-insulator-semiconductor tunneling contacts using conformal deposition and thermal growth processes
EP2359394A2 (en) * 2008-12-19 2011-08-24 Intel Corporation Metal-insulator-semiconductor tunneling contacts
US11791411B2 (en) 2010-08-27 2023-10-17 Acorn Semi, Llc Relating to SOI wafers and devices with buried stressors
US10833194B2 (en) 2010-08-27 2020-11-10 Acorn Semi, Llc SOI wafers and devices with buried stressor
US11322615B2 (en) 2010-08-27 2022-05-03 Acorn Semi, Llc SOI wafers and devices with buried stressor
US11728624B2 (en) 2011-08-12 2023-08-15 Acorn Semi, Llc Tensile strained semiconductor photon emission and detection devices and integrated photonics system
US9270083B2 (en) 2011-08-12 2016-02-23 Acorn Technologies, Inc. Tensile strained semiconductor photon emission and detection devices and integrated photonics system
US10193307B2 (en) 2011-08-12 2019-01-29 Acorn Technologies, Inc. Tensile strained semiconductor photon emission and detection devices and integrated photonics system
US10008827B2 (en) 2011-08-12 2018-06-26 Acorn Technologies, Inc. Tensile strained semiconductor photon emission and detection devices and integrated photonics system
US11271370B2 (en) 2011-08-12 2022-03-08 Acorn Semi, Llc Tensile strained semiconductor photon emission and detection devices and integrated photonics system
US10727647B2 (en) 2011-08-12 2020-07-28 Acorn Semi, Llc Tensile strained semiconductor photon emission and detection devices and integrated photonics system
US9755038B2 (en) 2011-11-23 2017-09-05 Acorn Technologies, Inc. Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers
US10505005B2 (en) 2011-11-23 2019-12-10 Acorn Semi, Llc Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers
US9484426B2 (en) 2011-11-23 2016-11-01 Acorn Technologies, Inc. Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers
US11610974B2 (en) 2011-11-23 2023-03-21 Acorn Semi, Llc Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers
US10879366B2 (en) 2011-11-23 2020-12-29 Acorn Semi, Llc Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers
US11804533B2 (en) 2011-11-23 2023-10-31 Acorn Semi, Llc Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers
US9362376B2 (en) 2011-11-23 2016-06-07 Acorn Technologies, Inc. Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers
CN104051530B (en) * 2013-03-14 2016-12-28 台湾积体电路制造股份有限公司 Mos field effect transistor
CN104051530A (en) * 2013-03-14 2014-09-17 台湾积体电路制造股份有限公司 Metal-Oxide-Semiconductor Field-Effect Transistor with Metal-Insulator Semiconductor Contact Structure to Reduce Schottky Barrier
US9536973B2 (en) 2013-03-14 2017-01-03 Taiwan Semiconductor Manufacturing Company, Ltd. Metal-oxide-semiconductor field-effect transistor with metal-insulator-semiconductor contact structure to reduce schottky barrier
US11843040B2 (en) 2016-06-17 2023-12-12 Acorn Semi, Llc MIS contact structure with metal oxide conductor
US10147798B2 (en) 2016-06-17 2018-12-04 Acorn Technologies, Inc. MIS contact structure with metal oxide conductor
US10553695B2 (en) 2016-06-17 2020-02-04 Acorn Semi, Llc MIS contact structure with metal oxide conductor
US9620611B1 (en) 2016-06-17 2017-04-11 Acorn Technology, Inc. MIS contact structure with metal oxide conductor
US10872964B2 (en) 2016-06-17 2020-12-22 Acorn Semi, Llc MIS contact structure with metal oxide conductor
US10505047B2 (en) 2016-11-18 2019-12-10 Acorn Semi, Llc Nanowire transistor with source and drain induced by electrical contacts with negative Schottky barrier height
US10833199B2 (en) 2016-11-18 2020-11-10 Acorn Semi, Llc Nanowire transistor with source and drain induced by electrical contacts with negative Schottky barrier height
US11462643B2 (en) 2016-11-18 2022-10-04 Acorn Semi, Llc Nanowire transistor with source and drain induced by electrical contacts with negative Schottky barrier height
US10170627B2 (en) 2016-11-18 2019-01-01 Acorn Technologies, Inc. Nanowire transistor with source and drain induced by electrical contacts with negative schottky barrier height

Similar Documents

Publication Publication Date Title
US8390080B2 (en) Transistor with dopant-bearing metal in source and drain
US5552332A (en) Process for fabricating a MOSFET device having reduced reverse short channel effects
US7928514B2 (en) Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high-k dielectrics
US7919812B2 (en) Partially depleted SOI field effect transistor having a metallized source side halo region
US6661058B2 (en) Highly reliable gate oxide and method of fabrication
KR100550751B1 (en) Fet with notched gate and method of manufacturing the same
US6667251B2 (en) Plasma nitridation for reduced leakage gate dielectric layers
US7655994B2 (en) Low threshold voltage semiconductor device with dual threshold voltage control means
US6410938B1 (en) Semiconductor-on-insulator device with nitrided buried oxide and method of fabricating
KR100266519B1 (en) Semiconductor device with multi-level structured insulator and fabrication method thereof
US20030057432A1 (en) Ultrathin high-k gate dielectric with favorable interface properties for improved semiconductor device performance
US7507632B2 (en) Semiconductor device and manufacturing method thereof
US7655967B2 (en) DRAM (dynamic random access memory) cells
WO2003079451A1 (en) Gate dielectric and method therefor
US6998357B2 (en) High dielectric constant metal oxide gate dielectrics
US7208360B2 (en) Semiconductor device and method of manufacturing the same
US6475883B2 (en) Method for forming a barrier layer
US6724088B1 (en) Quantum conductive barrier for contact to shallow diffusion region
US7378712B2 (en) Gate stacks
JP2657588B2 (en) Insulated gate semiconductor device and method of manufacturing the same
US6399434B1 (en) Doped structures containing diffusion barriers
US20070284675A1 (en) Semiconductor device and method for manufacturing same
US6348413B1 (en) High pressure N2 RTA process for TiS2 formation
KR100221617B1 (en) Method of manufacturing semiconductor device
KR19990035266A (en) Semiconductor Oxide Formation Method

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JAMMY, RAJARAO;MANDELMAN, JACK A.;REEL/FRAME:009915/0621

Effective date: 19990413

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: GOOGLE INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:026894/0001

Effective date: 20110817

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: GOOGLE LLC, CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:GOOGLE INC.;REEL/FRAME:044127/0735

Effective date: 20170929