US6791308B2 - Internal power supply for an integrated circuit having a temperature compensated reference voltage generator - Google Patents

Internal power supply for an integrated circuit having a temperature compensated reference voltage generator Download PDF

Info

Publication number
US6791308B2
US6791308B2 US10/179,202 US17920202A US6791308B2 US 6791308 B2 US6791308 B2 US 6791308B2 US 17920202 A US17920202 A US 17920202A US 6791308 B2 US6791308 B2 US 6791308B2
Authority
US
United States
Prior art keywords
temperature
voltage
reference voltage
transistor
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/179,202
Other versions
US20030011351A1 (en
Inventor
Jae-Yoon Shim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SHIM, JAE-YOON
Publication of US20030011351A1 publication Critical patent/US20030011351A1/en
Application granted granted Critical
Publication of US6791308B2 publication Critical patent/US6791308B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02Regulating voltage or current
    • G05F3/08Regulating voltage or current wherein the variable is dc
    • G05F3/10Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage
    • G05F3/245Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage producing a voltage or current as a predetermined function of the temperature
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S323/00Electricity: power supply or regulation systems
    • Y10S323/907Temperature compensation of semiconductor

Definitions

  • the present invention relates to semiconductor devices. More particularly, the present invention relates to an internal reference voltage generator and an internal power supply voltage generator in semiconductor devices.
  • an internal power supply voltage is generated from an external power supply voltage and is used as a power supply source for each of the circuits on a chip.
  • the current in a transistor varies according to variations in temperature, and thus the performance of circuits having transistors fluctuates. For example, during a temperature increase, carrier mobility of a transistor decreases during strong inversion, thereby reducing the current and the operating speed of the circuitry.
  • a conventional internal power supply may include a feature wherein an output supply voltage is increased at a higher temperature, thereby increasing current through the chip transistors, and the output supply voltage is decreased at a lower temperature, with attendant decreased current.
  • the current in a transistor may be maintained constant and independent of variations in temperature.
  • FIG. 1 illustrates a conventional band-gap reference generator, wherein a reference voltage VREF is provided to a circuit for generating an internal power supply voltage.
  • the band-gap reference generator shown in FIG. 1 is able to arbitrarily adjust and control a temperature coefficient of reference devices on a chip, and thus is able to vary the value of the reference voltage VREF as a function of temperature.
  • a variation in the reference voltage VREF may be significantly larger than normal variations in an external power supply voltage EVDD.
  • CMOS complementary metal oxide semiconductor
  • FIG. 2 illustrates such a conventional CMOS reference voltage generator.
  • the CMOS reference voltage generator shown in FIG. 2 is insensitive to variations in the external power supply voltage EVDD and has a stable operation but disadvantageously cannot arbitrarily control the temperature dependency in the associated circuitry.
  • FIG. 3 illustrates a circuit diagram of a conventional internal power supply voltage generator.
  • the conventional internal power supply voltage generator includes an internal reference voltage generator 31 for receiving a reference voltage VREF and generating an internal reference voltage VREFP, a comparator 33 for comparing the internal reference voltage VREFP with an internal power supply voltage IVDD, and a driver 35 for receiving an external power supply voltage EVDD in order to generate and output the internal power supply voltage IVDD.
  • the reference voltage VREF is a voltage that may be derived from the band-gap reference generator shown in FIG. 1 or the CMOS reference voltage generator shown in FIG. 2 .
  • the internal reference voltage generator 31 includes a differential amplifier 31 a , a first resistor R 1 , and a second resistor R 2 .
  • the internal reference voltage generator 31 generates the internal reference voltage VREFP according to the ratio of the resistors R 1 and R 2 and the reference voltage VREF.
  • the internal reference voltage VREFP may be determined by the equation:
  • VREFP VREF (1 +R 1/ R 2) [1]
  • an internal reference voltage generator in a semiconductor device, which is capable of controlling the value of an internal reference voltage according to changes in temperature.
  • an internal reference voltage generator in a semiconductor device preferably includes a first differential amplifier for differentially amplifying a first reference voltage input into a first input terminal of the differential amplifier and an input voltage input into a second input terminal of the first differential amplifier in order to output an internal reference voltage to an output terminal of the first differential amplifier; a first resistor connected between the output terminal of the first differential amplifier and the second input terminal of the first differential amplifier; and a second resistor connected between a second reference voltage and the second input terminal of the first differential amplifier, the first and second resistors forming a first voltage divider.
  • the impedance of the first resistor is preferably dynamically varied by a voltage that may be varied according to changes in temperature. Since variable impedance devices are typically implemented using active devices, it is preferable that the first resistor consists of one or more PMOS transistors, the gates of which are controlled by voltages that are varied according to the temperature.
  • an internal reference voltage generator in a semiconductor device preferably includes a first differential amplifier for differentially amplifying a first reference voltage input into a first input terminal of the first differential amplifier and an input voltage input into a second input terminal of the first differential amplifier in order to output an internal reference voltage to an output terminal of the first differential amplifier; a first resistor connected between the output terminal of the differential amplifier and the second input terminal of the first differential amplifier; and a second resistor connected between a second reference voltage and the second input terminal of the first differential amplifier, the first and second resistors forming a first voltage divider.
  • the impedance of the second resistor is preferably dynamically varied by a voltage that is varied according to changes in temperature.
  • the second resistor consists of one or more NMOS transistors and that the voltages of gates of the NMOS transistors be varied according to the temperature. It is also preferable that the internal reference voltage generator further includes a temperature-compensating variable voltage generator for generating the reference voltage, which may be varied according to changes in temperature.
  • the temperature-compensating variable voltage generator includes a second differential amplifier for differentially amplifying a third reference voltage input into a first input terminal of the second differential amplifier and a voltage input into a second input terminal of the second differential amplifier in order to output an output voltage to an output terminal of the second differential amplifier, a third resistor connected between the output terminal of the second differential amplifier and the second input terminal of the second differential amplifier, a fourth resistor connected between the second reference voltage and the second input terminal of the differential amplifier, and a variable voltage generator for generating the voltage varied according to changes in temperature in response to the output voltage of the differential amplifier and the third reference voltage.
  • the third and fourth resistors form a second voltage divider.
  • an internal power supply voltage generator in a semiconductor device preferably includes an internal reference voltage generator for generating an internal reference voltage that may be varied according to changes in temperature; a comparator for comparing the internal reference voltage with an internal power supply voltage; and a driver for receiving an external power supply voltage in order to output the internal power supply voltage in response to an output signal of the comparator.
  • the temperature-compensating reference voltage generator having the temperature-compensating voltage divider preferably includes at least a first electronic element having a first output impedance that exhibits a positive temperature coefficient and at least a second electronic element having a second output impedance that exhibits a negative temperature coefficient, the first and second electronic elements being combined such that a change in the temperature-compensated output voltage is a function of a change in temperature.
  • the first electronic element may be a PMOS transistor and the second electronic element may be an NMOS transistor, in which case the PMOS transistor should operate in a weak inversion region and the NMOS transistor should operate in a strong inversion region.
  • the change in the temperature compensated output voltage is either directly or inversely proportional to a change in temperature.
  • a temperature compensating power supply including: a temperature-compensated reference voltage, which is generated from at least two reference voltages and a regulating element for generating an output voltage from an input voltage under control of the temperature-compensated reference voltage and characterized in that the output voltage rises with increased temperature and falls with decreased temperature.
  • the output voltage falls with increased temperature and rises with decreased temperature.
  • At least one of the two reference voltages is a temperature-compensated reference voltage.
  • the temperature-compensated reference voltage is generated using at least one transistor operating in a weak inversion region and at least one transistor operating in a strong inversion region. In some cases, the two reference voltages are about the same or the same.
  • FIG. 1 illustrates a circuit diagram of a conventional band-gap reference generator
  • FIG. 2 illustrates a circuit diagram of a conventional CMOS reference voltage generator
  • FIG. 3 illustrates a circuit diagram of a conventional internal power supply voltage generator
  • FIG. 4 illustrates a circuit diagram of an internal reference voltage generator according to a first embodiment of the present invention
  • FIG. 5 illustrates a graph showing variations in current versus gate voltage and temperature in a conventional transistor
  • FIG. 6 illustrates a circuit diagram of an internal reference voltage generator according to a second embodiment of the present invention
  • FIG. 7 illustrates a circuit diagram of an internal reference voltage generator according to a third embodiment of the present invention.
  • FIG. 8 illustrates a circuit diagram of an internal reference voltage generator according to a fourth embodiment of the present invention.
  • FIG. 9 illustrates a circuit diagram of an internal power supply voltage generator according to the present invention using an internal reference voltage generator according to the present invention.
  • FIG. 4 illustrates an exemplary circuit diagram of an internal reference voltage generator according to a first embodiment of the present invention.
  • the internal reference voltage generator preferably includes a differential amplifier 41 , a resistor R 2 , a PMOS transistor P 4 serving as a resistor, and a temperature-dependent variable voltage generator 43 , the combination of resistor R 2 and PMOS transistor P 4 forming a resistive voltage divider.
  • Differential amplifier 41 differentially amplifies a first reference voltage VREF1 input into a first input terminal I 1 and an input voltage VIN input into a second input terminal I 2 and outputs an internal reference voltage VREFP to an output terminal O 1 .
  • Differential amplifier 41 is a conventional negative feedback type differential amplifier and may include PMOS transistors P 1 through P 3 and NMOS transistors N 1 through N 3 .
  • Resistor R 2 is connected between a second reference voltage, that is, a ground voltage VSS, and the second input terminal I 2 of differential amplifier 41 .
  • the PMOS transistor P 4 is connected between the output terminal O 1 of differential amplifier 41 and the second input terminal I 2 of differential amplifier 41 .
  • a variable output voltage VTEMP of the temperature-dependent variable voltage generator 43 is applied to a gate of PMOS transistor P 4 .
  • the temperature-dependent variable voltage generator 43 receives a third reference voltage VREF2, generates the variable output voltage VTEMP, which varies according to changes in temperature, thus altering the equivalent resistance/impedance of the PMOS transistor P 4 .
  • Third reference voltage VREF2 may be the same as or different from the first reference voltage VREF1.
  • the temperature-dependent variable voltage generator 43 preferably includes a differential amplifier 43 a , a PMOS transistor P 10 serving as a resistor, a PMOS transistor P 11 serving as another resistor, and a variable voltage generator 43 b.
  • Differential amplifier 43 a differentially amplifies the third reference voltage VREF2, which is input into a first input terminal I 3 , and a voltage input into a second input terminal I 4 in order to output an output voltage to an output terminal O 2 .
  • Differential amplifier 43 a is a negative feedback type differential amplifier similar to differential amplifier 41 and may include PMOS transistors P 5 through P 7 and NMOS transistors N 4 through N 6 .
  • PMOS transistor P 10 serving as a resistor is connected between the output terminal O 2 of differential amplifier 43 a and the second input terminal I 4 of differential amplifier 43 a .
  • the gate and drain of PMOS transistor P 10 are both connected to the second input terminal I 4 .
  • PMOS transistor P 11 serving as a resistor is connected between a second reference voltage, that is, a ground voltage VSS, and the second input terminal I 4 of differential amplifier 43 a .
  • a gate and drain of PMOS transistor P 11 are connected to the ground voltage VSS.
  • the voltage output to the output terminal O 2 of the differential amplifier 43 a is 2 ⁇ VREF2. Since PMOS transistor P 10 and PMOS transistor P 11 are preferably matched and in a same environment, thereby having similar thermal properties, the impedance combination is thus insensitive to variations in manufacturing processes and temperature. An NMOS transistor pair or a resistor pair may be used in place of the PMOS transistors P 10 and P 11 with similar results.
  • Variable voltage generator 43 b generates the variable output voltage VTEMP, which is varied according to changes in temperature. The changes in temperature are in response to the voltage output from output terminal O 2 of differential amplifier 43 a and third reference voltage VREF2.
  • Variable voltage generator 43 b preferably includes a PMOS transistor P 8 , a PMOS transistor P 9 , and an NMOS transistor N 7 .
  • a source of PMOS transistor P 8 is connected to the output terminal O 2 of the differential amplifier 43 a , and a gate of PMOS transistor P 8 is connected to a drain of PMOS transistor P 8 .
  • a source of PMOS transistor P 9 is connected to the drain of PMOS transistor P 8 , and a gate and drain of PMOS transistor P 9 are both connected to a node to which the variable output voltage VTEMP is output.
  • a drain of NMOS transistor N 7 is connected to the VTEMP node, and third reference voltage VREF2 is applied to a gate of NMOS transistor N 7 , and the ground voltage VSS is applied to a source of NMOS transistor N 7 .
  • PMOS transistor P 8 and PMOS transistor P 9 are designed to operate in a weak inversion region.
  • a ratio of W/L of PMOS transistors P 8 and P 9 is increased, and a ratio of W/L of NMOS transistor N 7 is reduced, wherein W denotes a width of a gate of a transistor, and L denotes a length of the gate of a transistor.
  • an NMOS transistor or a resistor may be used in place of the PMOS transistors P 8 and P 9 .
  • FIG. 5 illustrates a graph showing variations in current versus gate voltage and temperature in a conventional transistor. Referring to FIG. 5, operation of the internal reference voltage generator according to the first embodiment of the present invention as shown in FIG. 4 will be described in greater detail.
  • Temperature related variations in a current Ids differ based on a threshold voltage Vth.
  • a voltage Vgs voltage between a gate and a source of a transistor
  • Vth threshold voltage
  • a turn-on voltage of the transistor becomes smaller as the temperature increases, and thus the current Ids becomes large.
  • the voltage Vgs is greater than the threshold voltage Vth, that is, in a strong inversion region
  • carrier mobility decreases as the temperature increases, thereby decreasing the current Ids.
  • the weak inversion region is also referred to as a subthreshold region.
  • variations in the internal reference voltage VREFP corresponding to variations in the temperature are preferably implemented using weak inversion characteristics of the transistors. That is, as described above, PMOS transistors P 8 and P 9 of variable voltage generator 43 b are preferably designed to operate in the weak inversion region, with the voltages Vgs of PMOS transistors P 8 and P 9 being varied according to temperature (i.e., the voltage Vgs is decreased at a higher temperature and increased at a lower temperature). This causes the variable output voltage VTEMP of variable voltage generator 43 b to increase at a higher temperature and decrease at a lower temperature. As a result, the equivalent resistance of PMOS transistor P 4 , which receives the variable output voltage VTEMP through a gate thereof, is varied according to temperature.
  • variable output voltage VTEMP of variable voltage generator 43 b increases, the equivalent resistance of PMOS transistor P 4 increases, and the internal reference voltage VREFP increases.
  • the variable output voltage VTEMP of the variable voltage generator 43 b decreases, the equivalent resistance of PMOS transistor P 4 decreases, and the internal reference voltage VREFP decreases.
  • FIG. 6 illustrates an exemplary circuit diagram of an internal reference voltage generator according to a second embodiment of the present invention.
  • the internal reference voltage generator preferably includes a differential amplifier 41 , a resistor R 2 , a PMOS transistor P 4 serving as a resistor, and a temperature-dependent variable voltage generator 43 .
  • the internal reference voltage generator of the second embodiment of the present invention further includes a resistor R 1 , which is not present in the circuit of the first embodiment as shown in FIG. 4 .
  • Differential amplifier 41 , resistor R 2 , PMOS transistor P 4 , and temperature-dependent variable voltage generator 43 are the same as those of the circuit of the first embodiment.
  • Resistor R 1 is connected in parallel with PMOS transistor P 4 between an output terminal O 1 and a second input terminal I 2 of the differential amplifier 41 , thereby limiting the maximum impedance of the R 1 -P 4 combination.
  • FIG. 7 illustrates an exemplary circuit diagram of an internal reference voltage generator according to a third embodiment of the present invention, which includes a differential amplifier 41 , a resistor R 1 , an NMOS transistor N 8 serving as a resistor, and a temperature-dependent variable voltage generator 43 .
  • Differential amplifier 41 and temperature-dependent variable voltage generator 43 are the same as those of the circuit of the first embodiment shown in FIG. 4 .
  • Resistor R 1 is connected between an output terminal O 1 and a second input terminal I 2 of the differential amplifier 41 .
  • the NMOS transistor N 8 is connected between the second input terminal I 2 of the differential amplifier 41 and a ground voltage VSS, and the variable output voltage VTEMP of temperature-dependent variable voltage generator 43 is applied to a gate of NMOS transistor N 8 .
  • Temperature-dependent variable voltage generator 43 generates the variable output voltage VTEMP varied according to variation in temperature and varies an equivalent resistance of NMOS transistor N 8 through the variable output voltage VTEMP.
  • FIG. 8 illustrates an exemplary circuit diagram of an internal reference voltage generator according to a fourth embodiment of the present invention, which includes a differential amplifier 41 , a resistor R 1 , an NMOS transistor N 8 serving as a resistor, and a temperature-dependent variable voltage generator 43 .
  • the internal reference voltage generator according to the fourth embodiment of the present invention further includes a resistor R 2 , which is not present in the circuit of the third embodiment as shown in FIG. 7 .
  • Differential amplifier 41 , resistor R 1 , NMOS transistor N 8 , and temperature-dependent variable voltage generator 43 are the same as those of the circuit of the third embodiment shown in FIG. 7 .
  • the resistor R 2 is connected between a second input terminal I 2 of the differential amplifier 41 and a ground voltage VSS.
  • Operation of the internal reference voltage generators according to the second through fourth embodiments is basically the same as the first embodiment, as shown in FIG. 4, and thus their detailed descriptions are omitted.
  • the difference between the embodiments is in the particular resistive element for providing the variation in the output reference voltage.
  • FIG. 9 illustrates a circuit diagram of an internal power supply voltage generator according to the present invention using any one of the embodiments of the internal reference voltage generator according to the present invention.
  • the internal power supply voltage generator according to the present invention preferably includes an internal reference voltage generator 100 , a comparator 63 , and a driver 65 .
  • the internal reference voltage generator of the internal power supply of FIG. 9 may be controlled by two separate reference voltages (VREF1 and VREF2) as shown in FIG. 9, or by a single reference voltage that is coupled to both input nodes of the internal reference voltage generator.
  • the internal reference voltage generator 100 is of one of the previously described internal reference voltage generators according to one of embodiments 1-4 of the present invention.
  • the internal reference voltage generator 100 preferably increases an internal reference voltage VREFP as the temperature increases and decreases the internal reference voltage VREFP as the temperature decreases.
  • the comparator 63 compares the internal reference voltage VREFP with an internal power supply voltage IVDD output from the driver 65 .
  • the driver 65 consists of a PMOS transistor, receives an external power supply voltage EVDD in response to an output signal of the comparator 63 , and outputs the internal power supply voltage IVDD.
  • the internal reference voltage VREFP is increased, and the internal power supply voltage IVDD is increased. If the temperature decreases, the internal reference voltage VREFP is decreased, and the internal power supply voltage IVDD is decreased.
  • any one of the embodiments of the internal reference voltage generator and the internal power supply voltage generator according to the present invention is able to vary the value of the internal power supply voltage according to changes in temperature in order to reduce fluctuations in the performance of semiconductor devices. That is, the internal reference voltage generator and the internal power supply voltage generator are able to increase the value of the internal power supply voltage at a higher temperature, thereby increasing the current through transistor circuits. Further, the internal reference voltage generator and the internal power supply voltage generator may decrease the value of the internal power supply voltage at a lower temperature, thereby decreasing the current of the transistor circuits. Thus, the current in the transistor circuits may be maintained at a constant value regardless of variations in temperature. Accordingly, the internal reference voltage generator and the internal power supply generator according to the embodiments of the present invention may prevent semiconductor devices, and the performance thereof, from being sensitive to changes in temperature.

Abstract

The present invention provides a temperature-compensating reference voltage generator, including a temperature-compensating voltage divider, or variable voltage generator, for dividing an input reference voltage in order to generate a temperature-compensated output voltage. Preferably included, are a first differential amplifier for amplifying a voltage difference between a first reference voltage and a first feedback voltage in order to output an internal reference voltage, a first voltage divider for generating and outputting a first feedback voltage in response to the temperature-compensated voltage, the first voltage divider further including, two resistive elements for controlling a magnitude of reference voltage. In an embodiment of the present invention, operation of MOS transistors in a weak inversion region compensates for changes in temperature, thereby generating a temperature-independent voltage reference, and thus a temperature-independent power supply voltage, thereby reducing fluctuations in performance of semiconductor devices caused by variations in temperature.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor devices. More particularly, the present invention relates to an internal reference voltage generator and an internal power supply voltage generator in semiconductor devices.
2. Description of the Related Art
In conventional semiconductor devices, particularly, in semiconductor memory devices, in order to provide stable, low power operation, an internal power supply voltage is generated from an external power supply voltage and is used as a power supply source for each of the circuits on a chip. For semiconductor devices, the current in a transistor varies according to variations in temperature, and thus the performance of circuits having transistors fluctuates. For example, during a temperature increase, carrier mobility of a transistor decreases during strong inversion, thereby reducing the current and the operating speed of the circuitry.
In order to reduce such fluctuations in the performance of semiconductor devices caused by variations in temperature, a conventional internal power supply may include a feature wherein an output supply voltage is increased at a higher temperature, thereby increasing current through the chip transistors, and the output supply voltage is decreased at a lower temperature, with attendant decreased current. Thus, the current in a transistor may be maintained constant and independent of variations in temperature.
In one such approach, a band-gap reference generator has been used to vary an internal power supply voltage according to changes in temperature. FIG. 1 illustrates a conventional band-gap reference generator, wherein a reference voltage VREF is provided to a circuit for generating an internal power supply voltage. The band-gap reference generator shown in FIG. 1 is able to arbitrarily adjust and control a temperature coefficient of reference devices on a chip, and thus is able to vary the value of the reference voltage VREF as a function of temperature. Disadvantageously, a variation in the reference voltage VREF may be significantly larger than normal variations in an external power supply voltage EVDD.
In an alternate approach that does not use a reference voltage variation as discussed above, a complementary metal oxide semiconductor (CMOS) reference voltage generator is used instead of a band-gap reference generator to provide for stable voltage operation that is independent of changes in the external power supply. FIG. 2 illustrates such a conventional CMOS reference voltage generator. The CMOS reference voltage generator shown in FIG. 2 is insensitive to variations in the external power supply voltage EVDD and has a stable operation but disadvantageously cannot arbitrarily control the temperature dependency in the associated circuitry.
FIG. 3 illustrates a circuit diagram of a conventional internal power supply voltage generator. Referring to FIG. 3, the conventional internal power supply voltage generator includes an internal reference voltage generator 31 for receiving a reference voltage VREF and generating an internal reference voltage VREFP, a comparator 33 for comparing the internal reference voltage VREFP with an internal power supply voltage IVDD, and a driver 35 for receiving an external power supply voltage EVDD in order to generate and output the internal power supply voltage IVDD. The reference voltage VREF is a voltage that may be derived from the band-gap reference generator shown in FIG. 1 or the CMOS reference voltage generator shown in FIG. 2. The internal reference voltage generator 31 includes a differential amplifier 31 a, a first resistor R1, and a second resistor R2. The internal reference voltage generator 31 generates the internal reference voltage VREFP according to the ratio of the resistors R1 and R2 and the reference voltage VREF. The internal reference voltage VREFP may be determined by the equation:
VREFP=VREF(1+R1/R2)  [1]
and is not sensitive to manufacturing processes and temperature.
Since the foregoing conventional internal power supply voltage generator is insensitive to temperature, the value of the internal reference voltage VREFP cannot be controlled by changes in temperature. As a result, the value of the internal power supply voltage IVDD also cannot be controlled by changes in temperature.
SUMMARY OF THE INVENTION
To solve the above problems, it is a first feature of an embodiment of the present invention to provide an internal reference voltage generator in a semiconductor device, which is capable of controlling the value of an internal reference voltage according to changes in temperature.
It a second feature of an embodiment of the present invention to provide an internal power supply voltage generator in a semiconductor device, which is capable of controlling the value of an internal power supply voltage according to changes in temperature.
It is a third feature of an embodiment of the present invention to provide a temperature-compensating reference voltage generator, including a temperature-compensating voltage divider for dividing an input reference voltage in order to generate a temperature-compensated output voltage at an output node of the voltage divider.
In order to implement the first feature, according to a first embodiment of the present invention, an internal reference voltage generator in a semiconductor device preferably includes a first differential amplifier for differentially amplifying a first reference voltage input into a first input terminal of the differential amplifier and an input voltage input into a second input terminal of the first differential amplifier in order to output an internal reference voltage to an output terminal of the first differential amplifier; a first resistor connected between the output terminal of the first differential amplifier and the second input terminal of the first differential amplifier; and a second resistor connected between a second reference voltage and the second input terminal of the first differential amplifier, the first and second resistors forming a first voltage divider. The impedance of the first resistor is preferably dynamically varied by a voltage that may be varied according to changes in temperature. Since variable impedance devices are typically implemented using active devices, it is preferable that the first resistor consists of one or more PMOS transistors, the gates of which are controlled by voltages that are varied according to the temperature.
In order to implement the first feature, according to a second embodiment of the present invention, an internal reference voltage generator in a semiconductor device preferably includes a first differential amplifier for differentially amplifying a first reference voltage input into a first input terminal of the first differential amplifier and an input voltage input into a second input terminal of the first differential amplifier in order to output an internal reference voltage to an output terminal of the first differential amplifier; a first resistor connected between the output terminal of the differential amplifier and the second input terminal of the first differential amplifier; and a second resistor connected between a second reference voltage and the second input terminal of the first differential amplifier, the first and second resistors forming a first voltage divider. The impedance of the second resistor is preferably dynamically varied by a voltage that is varied according to changes in temperature.
It is preferable that the second resistor consists of one or more NMOS transistors and that the voltages of gates of the NMOS transistors be varied according to the temperature. It is also preferable that the internal reference voltage generator further includes a temperature-compensating variable voltage generator for generating the reference voltage, which may be varied according to changes in temperature.
It is also preferable that the temperature-compensating variable voltage generator includes a second differential amplifier for differentially amplifying a third reference voltage input into a first input terminal of the second differential amplifier and a voltage input into a second input terminal of the second differential amplifier in order to output an output voltage to an output terminal of the second differential amplifier, a third resistor connected between the output terminal of the second differential amplifier and the second input terminal of the second differential amplifier, a fourth resistor connected between the second reference voltage and the second input terminal of the differential amplifier, and a variable voltage generator for generating the voltage varied according to changes in temperature in response to the output voltage of the differential amplifier and the third reference voltage. The third and fourth resistors form a second voltage divider.
In order to implement the second feature, according to a third embodiment of the present invention, an internal power supply voltage generator in a semiconductor device preferably includes an internal reference voltage generator for generating an internal reference voltage that may be varied according to changes in temperature; a comparator for comparing the internal reference voltage with an internal power supply voltage; and a driver for receiving an external power supply voltage in order to output the internal power supply voltage in response to an output signal of the comparator.
In order to implement the third feature, according to a fourth embodiment of the present invention, the temperature-compensating reference voltage generator having the temperature-compensating voltage divider is provided, wherein the temperature-compensating voltage divider preferably includes at least a first electronic element having a first output impedance that exhibits a positive temperature coefficient and at least a second electronic element having a second output impedance that exhibits a negative temperature coefficient, the first and second electronic elements being combined such that a change in the temperature-compensated output voltage is a function of a change in temperature. The first electronic element may be a PMOS transistor and the second electronic element may be an NMOS transistor, in which case the PMOS transistor should operate in a weak inversion region and the NMOS transistor should operate in a strong inversion region. In the fourth embodiment, the change in the temperature compensated output voltage is either directly or inversely proportional to a change in temperature.
Another feature of the present invention is implemented by a fifth embodiment of the present invention that provides a temperature compensating power supply, including: a temperature-compensated reference voltage, which is generated from at least two reference voltages and a regulating element for generating an output voltage from an input voltage under control of the temperature-compensated reference voltage and characterized in that the output voltage rises with increased temperature and falls with decreased temperature. Alternatively, in a sixth embodiment of the present invention, the output voltage falls with increased temperature and rises with decreased temperature.
Preferably, in the fifth and sixth embodiments, at least one of the two reference voltages is a temperature-compensated reference voltage. Preferably, the temperature-compensated reference voltage is generated using at least one transistor operating in a weak inversion region and at least one transistor operating in a strong inversion region. In some cases, the two reference voltages are about the same or the same.
These and other features of the present invention will be readily apparent to those of ordinary skill in the art upon review of the detailed description that follows.
BRIEF DESCRIPTION OF THE DRAWINGS
The above features and advantages of the present invention will become more apparent by describing in detail preferred embodiments thereof with reference to the attached drawings in which:
FIG. 1 illustrates a circuit diagram of a conventional band-gap reference generator;
FIG. 2 illustrates a circuit diagram of a conventional CMOS reference voltage generator;
FIG. 3 illustrates a circuit diagram of a conventional internal power supply voltage generator;
FIG. 4 illustrates a circuit diagram of an internal reference voltage generator according to a first embodiment of the present invention;
FIG. 5 illustrates a graph showing variations in current versus gate voltage and temperature in a conventional transistor;
FIG. 6 illustrates a circuit diagram of an internal reference voltage generator according to a second embodiment of the present invention;
FIG. 7 illustrates a circuit diagram of an internal reference voltage generator according to a third embodiment of the present invention;
FIG. 8 illustrates a circuit diagram of an internal reference voltage generator according to a fourth embodiment of the present invention; and
FIG. 9 illustrates a circuit diagram of an internal power supply voltage generator according to the present invention using an internal reference voltage generator according to the present invention.
DETAILED DESCRIPTION OF THE INVENTION
Korean Patent Application No. 01-39760, filed Jul. 4, 2001, and entitled: “Internal Reference Voltage Generator Capable of Controlling Value of Internal Reference Voltage According to Temperature Variation and Internal Power Supply Voltage Generator Including the Same,” is incorporated by reference herein in its entirety.
The present invention will be described more fully hereinafter with reference to the accompanying drawings in which preferred embodiments of the invention are shown. Hereinafter, the present invention will be described in detail by describing preferred embodiments of the present invention with reference to the accompanying drawings. Like reference numerals refer to like elements throughout the drawings.
FIG. 4 illustrates an exemplary circuit diagram of an internal reference voltage generator according to a first embodiment of the present invention. Referring to FIG. 4, the internal reference voltage generator preferably includes a differential amplifier 41, a resistor R2, a PMOS transistor P4 serving as a resistor, and a temperature-dependent variable voltage generator 43, the combination of resistor R2 and PMOS transistor P4 forming a resistive voltage divider.
Differential amplifier 41 differentially amplifies a first reference voltage VREF1 input into a first input terminal I1 and an input voltage VIN input into a second input terminal I2 and outputs an internal reference voltage VREFP to an output terminal O1. Differential amplifier 41 is a conventional negative feedback type differential amplifier and may include PMOS transistors P1 through P3 and NMOS transistors N1 through N3. Resistor R2 is connected between a second reference voltage, that is, a ground voltage VSS, and the second input terminal I2 of differential amplifier 41. The PMOS transistor P4 is connected between the output terminal O1 of differential amplifier 41 and the second input terminal I2 of differential amplifier 41. A variable output voltage VTEMP of the temperature-dependent variable voltage generator 43 is applied to a gate of PMOS transistor P4.
The temperature-dependent variable voltage generator 43 receives a third reference voltage VREF2, generates the variable output voltage VTEMP, which varies according to changes in temperature, thus altering the equivalent resistance/impedance of the PMOS transistor P4. Third reference voltage VREF2 may be the same as or different from the first reference voltage VREF1. The temperature-dependent variable voltage generator 43 preferably includes a differential amplifier 43 a, a PMOS transistor P10 serving as a resistor, a PMOS transistor P11 serving as another resistor, and a variable voltage generator 43 b.
Differential amplifier 43 a differentially amplifies the third reference voltage VREF2, which is input into a first input terminal I3, and a voltage input into a second input terminal I4 in order to output an output voltage to an output terminal O2. Differential amplifier 43 a is a negative feedback type differential amplifier similar to differential amplifier 41 and may include PMOS transistors P5 through P7 and NMOS transistors N4 through N6.
PMOS transistor P10 serving as a resistor is connected between the output terminal O2 of differential amplifier 43 a and the second input terminal I4 of differential amplifier 43 a. The gate and drain of PMOS transistor P10 are both connected to the second input terminal I4. PMOS transistor P11 serving as a resistor is connected between a second reference voltage, that is, a ground voltage VSS, and the second input terminal I4 of differential amplifier 43 a. A gate and drain of PMOS transistor P11 are connected to the ground voltage VSS.
If sizes and output impedances of PMOS transistor P10 and PMOS transistor P11 are equal, the voltage output to the output terminal O2 of the differential amplifier 43 a is 2×VREF2. Since PMOS transistor P10 and PMOS transistor P11 are preferably matched and in a same environment, thereby having similar thermal properties, the impedance combination is thus insensitive to variations in manufacturing processes and temperature. An NMOS transistor pair or a resistor pair may be used in place of the PMOS transistors P10 and P11 with similar results.
Variable voltage generator 43 b generates the variable output voltage VTEMP, which is varied according to changes in temperature. The changes in temperature are in response to the voltage output from output terminal O2 of differential amplifier 43 a and third reference voltage VREF2. Variable voltage generator 43 b preferably includes a PMOS transistor P8, a PMOS transistor P9, and an NMOS transistor N7.
A source of PMOS transistor P8 is connected to the output terminal O2 of the differential amplifier 43 a, and a gate of PMOS transistor P8 is connected to a drain of PMOS transistor P8. A source of PMOS transistor P9 is connected to the drain of PMOS transistor P8, and a gate and drain of PMOS transistor P9 are both connected to a node to which the variable output voltage VTEMP is output. A drain of NMOS transistor N7 is connected to the VTEMP node, and third reference voltage VREF2 is applied to a gate of NMOS transistor N7, and the ground voltage VSS is applied to a source of NMOS transistor N7.
In particular, PMOS transistor P8 and PMOS transistor P9 are designed to operate in a weak inversion region. For this purpose, a ratio of W/L of PMOS transistors P8 and P9 is increased, and a ratio of W/L of NMOS transistor N7 is reduced, wherein W denotes a width of a gate of a transistor, and L denotes a length of the gate of a transistor. Alternatively, an NMOS transistor or a resistor may be used in place of the PMOS transistors P8 and P9.
FIG. 5 illustrates a graph showing variations in current versus gate voltage and temperature in a conventional transistor. Referring to FIG. 5, operation of the internal reference voltage generator according to the first embodiment of the present invention as shown in FIG. 4 will be described in greater detail.
Temperature related variations in a current Ids differ based on a threshold voltage Vth. In a case where a voltage Vgs (voltage between a gate and a source of a transistor) is smaller than the threshold voltage Vth, that is, in a weak inversion region, a turn-on voltage of the transistor becomes smaller as the temperature increases, and thus the current Ids becomes large. On the other hand, in a case where the voltage Vgs is greater than the threshold voltage Vth, that is, in a strong inversion region, carrier mobility decreases as the temperature increases, thereby decreasing the current Ids. The weak inversion region is also referred to as a subthreshold region.
Thus, in the internal reference voltage generator according to the first embodiment of the present invention as shown in FIG. 4, variations in the internal reference voltage VREFP corresponding to variations in the temperature are preferably implemented using weak inversion characteristics of the transistors. That is, as described above, PMOS transistors P8 and P9 of variable voltage generator 43 b are preferably designed to operate in the weak inversion region, with the voltages Vgs of PMOS transistors P8 and P9 being varied according to temperature (i.e., the voltage Vgs is decreased at a higher temperature and increased at a lower temperature). This causes the variable output voltage VTEMP of variable voltage generator 43 b to increase at a higher temperature and decrease at a lower temperature. As a result, the equivalent resistance of PMOS transistor P4, which receives the variable output voltage VTEMP through a gate thereof, is varied according to temperature.
Accordingly, as the temperature increases, the variable output voltage VTEMP of variable voltage generator 43 b increases, the equivalent resistance of PMOS transistor P4 increases, and the internal reference voltage VREFP increases. On the other hand, as the temperature decreases, the variable output voltage VTEMP of the variable voltage generator 43 b decreases, the equivalent resistance of PMOS transistor P4 decreases, and the internal reference voltage VREFP decreases.
FIG. 6 illustrates an exemplary circuit diagram of an internal reference voltage generator according to a second embodiment of the present invention. Referring to FIG. 6, the internal reference voltage generator preferably includes a differential amplifier 41, a resistor R2, a PMOS transistor P4 serving as a resistor, and a temperature-dependent variable voltage generator 43. The internal reference voltage generator of the second embodiment of the present invention further includes a resistor R1, which is not present in the circuit of the first embodiment as shown in FIG. 4.
Differential amplifier 41, resistor R2, PMOS transistor P4, and temperature-dependent variable voltage generator 43 are the same as those of the circuit of the first embodiment. Resistor R1 is connected in parallel with PMOS transistor P4 between an output terminal O1 and a second input terminal I2 of the differential amplifier 41, thereby limiting the maximum impedance of the R1-P4 combination.
FIG. 7 illustrates an exemplary circuit diagram of an internal reference voltage generator according to a third embodiment of the present invention, which includes a differential amplifier 41, a resistor R1, an NMOS transistor N8 serving as a resistor, and a temperature-dependent variable voltage generator 43. Differential amplifier 41 and temperature-dependent variable voltage generator 43 are the same as those of the circuit of the first embodiment shown in FIG. 4. Resistor R1 is connected between an output terminal O1 and a second input terminal I2 of the differential amplifier 41. The NMOS transistor N8 is connected between the second input terminal I2 of the differential amplifier 41 and a ground voltage VSS, and the variable output voltage VTEMP of temperature-dependent variable voltage generator 43 is applied to a gate of NMOS transistor N8. Temperature-dependent variable voltage generator 43 generates the variable output voltage VTEMP varied according to variation in temperature and varies an equivalent resistance of NMOS transistor N8 through the variable output voltage VTEMP.
FIG. 8 illustrates an exemplary circuit diagram of an internal reference voltage generator according to a fourth embodiment of the present invention, which includes a differential amplifier 41, a resistor R1, an NMOS transistor N8 serving as a resistor, and a temperature-dependent variable voltage generator 43. The internal reference voltage generator according to the fourth embodiment of the present invention further includes a resistor R2, which is not present in the circuit of the third embodiment as shown in FIG. 7. Differential amplifier 41, resistor R1, NMOS transistor N8, and temperature-dependent variable voltage generator 43 are the same as those of the circuit of the third embodiment shown in FIG. 7. The resistor R2 is connected between a second input terminal I2 of the differential amplifier 41 and a ground voltage VSS.
Operation of the internal reference voltage generators according to the second through fourth embodiments is basically the same as the first embodiment, as shown in FIG. 4, and thus their detailed descriptions are omitted. The difference between the embodiments is in the particular resistive element for providing the variation in the output reference voltage.
FIG. 9 illustrates a circuit diagram of an internal power supply voltage generator according to the present invention using any one of the embodiments of the internal reference voltage generator according to the present invention. Referring to FIG. 9, the internal power supply voltage generator according to the present invention preferably includes an internal reference voltage generator 100, a comparator 63, and a driver 65. As previously discussed, the internal reference voltage generator of the internal power supply of FIG. 9 may be controlled by two separate reference voltages (VREF1 and VREF2) as shown in FIG. 9, or by a single reference voltage that is coupled to both input nodes of the internal reference voltage generator.
The internal reference voltage generator 100 is of one of the previously described internal reference voltage generators according to one of embodiments 1-4 of the present invention. The internal reference voltage generator 100 preferably increases an internal reference voltage VREFP as the temperature increases and decreases the internal reference voltage VREFP as the temperature decreases. The comparator 63 compares the internal reference voltage VREFP with an internal power supply voltage IVDD output from the driver 65. The driver 65 consists of a PMOS transistor, receives an external power supply voltage EVDD in response to an output signal of the comparator 63, and outputs the internal power supply voltage IVDD.
If the temperature increases, the internal reference voltage VREFP is increased, and the internal power supply voltage IVDD is increased. If the temperature decreases, the internal reference voltage VREFP is decreased, and the internal power supply voltage IVDD is decreased.
As described above, any one of the embodiments of the internal reference voltage generator and the internal power supply voltage generator according to the present invention is able to vary the value of the internal power supply voltage according to changes in temperature in order to reduce fluctuations in the performance of semiconductor devices. That is, the internal reference voltage generator and the internal power supply voltage generator are able to increase the value of the internal power supply voltage at a higher temperature, thereby increasing the current through transistor circuits. Further, the internal reference voltage generator and the internal power supply voltage generator may decrease the value of the internal power supply voltage at a lower temperature, thereby decreasing the current of the transistor circuits. Thus, the current in the transistor circuits may be maintained at a constant value regardless of variations in temperature. Accordingly, the internal reference voltage generator and the internal power supply generator according to the embodiments of the present invention may prevent semiconductor devices, and the performance thereof, from being sensitive to changes in temperature.
Preferred embodiments of the present invention have been disclosed herein and, although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood by those of ordinary skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.

Claims (21)

What is claimed is:
1. An internal reference voltage generator in a semiconductor device, comprising:
a temperature-compensating variable voltage generator for generating a temperature-compensated voltage;
a first differential amplifier for amplifying a voltage difference between a first reference voltage connectively coupled to a first input of the first differential amplifier and a first feedback voltage connectively coupled to a second input of the first differential amplifier in order to output an internal reference voltage;
a first voltage divider for generating and outputting the first feedback voltage in response to the temperature-compensated voltage, the first voltage divider further including:
a first resistive element connectively coupled between an output terminal and the second input terminal of the first differential amplifier; and
a second resistive element connectively coupled between the second input terminal of the first differential amplifier and a second reference voltage; and
wherein the first feedback voltage is dependent on the magnitude of the temperature-compensated voltage.
2. The internal reference voltage generator as claimed in claim 1, wherein an impedance of the first resistive element is dynamically varied.
3. The internal reference voltage generator as claimed in claim 1, wherein the first resistive element comprises a transistor; and
a control terminal of the transistor is connectively coupled to the temperature-compensated voltage.
4. The internal reference voltage generator as claimed in claim 1, wherein the impedance of the second resistive element is dynamically varied.
5. The internal reference voltage generator as claimed in claim 1, wherein the second resistive element comprises a transistor; and
a control terminal of the transistor is connectively coupled to the temperature-compensated voltage.
6. The internal reference voltage generator as claimed in claim 1, wherein the temperature-compensating variable voltage generator further includes:
a second differential amplifier for amplifying a voltage difference between a third reference voltage connectively coupled to a first input terminal of the second differential amplifier and a second feedback voltage connectively coupled to a second input terminal of the second differential amplifier in order to output an output voltage;
a second voltage divider for generating the second feedback voltage, further including:
a third resistive element connectively coupled between an output terminal of the second differential amplifier and the second input terminal of the second differential amplifier;
a fourth resistive element connectively coupled between the second input terminal of the second differential amplifier and the second reference voltage; and
a variable voltage generator for generating the temperature-compensated voltage from the output voltage of the second differential amplifier.
7. The internal reference voltage generator as claimed in claim 6, wherein the third reference voltage is equal to the first reference voltage.
8. The internal reference voltage generator as claimed in claim 6, wherein the second reference voltage is a ground voltage.
9. The internal reference voltage generator as claimed in claim 6, wherein the third and fourth resistive elements comprise transistors.
10. The internal reference voltage generator as claimed in claim 6, wherein the temperature-compensating variable voltage generator comprises:
a first transistor, the output voltage being applied to a first terminal of the first transistor, and a gate of the first transistor being connected to a second terminal of the first transistor;
a second transistor, a first terminal of the second transistor being connected to a second terminal of the first transistor, and a second terminal and a gate of the second transistor both being connected to an output node to which the temperature-compensated voltage is output; and
a third transistor, a first terminal of the third transistor being connected to the output node, the third reference voltage being applied to a gate of the third transistor, and the second reference voltage being applied to a source of the third transistor.
11. The internal reference voltage generator as claimed in claim 10, wherein the first and second transistors are PMOS transistors and the third transistor is an NMOS transistor and the first and second transistors operate in a weak inversion region.
12. The internal reference voltage generator as claimed in claim 10, wherein the first and second transistors are NMOS transistors and the third transistor is an NMOS transistor and the first and second transistors operate in a strong inversion region.
13. A temperature compensating reference voltage generator, comprising a temperature-compensating voltage divider for dividing an input reference voltage in order to generate a temperature-compensated output voltage at an output node of the voltage divider, wherein the temperature-compensating voltage divider includes:
at least a first electronic element having a first output impedance that exhibits a positive temperature coefficient; and
at least a second electronic element having a second output impedance that exhibits a negative temperature coefficient;
the first and second electronic elements being combined such that a change in the temperature-compensated output voltage is a function of a change in temperature.
14. The temperature compensating reference voltage generator as claimed in claim 13, wherein the first electronic element is a PMOS transistor and the second electronic element is an NMOS transistor.
15. The temperature compensating reference voltage generator as claimed in claim 14, wherein the PMOS transistor operates in a weak inversion region and the NMOS transistor operates in a strong inversion region.
16. The temperature compensating reference voltage generator as claimed in claim 13, wherein the change in the temperature compensated output voltage is directly proportional to a change in temperature.
17. The temperature compensating reference voltage generator as claimed in claim 13, wherein the change in the temperature compensated output voltage is inversely proportional to a change in temperature.
18. A temperature compensating power supply, comprising:
a temperature-compensated reference voltage, which is generated from at least two reference voltages, at least one of which is a second temperature-compensated reference voltage generated by using at least one transistor operating in a weak inversion region and at least one transistor operating in a strong inversion region; and
a regulating element for generating an output voltage from an input voltage under control of the temperature-compensated reference voltage,
whereby the output voltage rises with increased temperature and falls with decreased temperature.
19. The temperature compensating power supply as claimed in claim 18, wherein the two reference voltages are about the same or the same.
20. A temperature compensating power supply, comprising:
a temperature-compensated reference voltage, which is generated from at least two reference voltages, at least one of which is a second temperature-compensated reference voltage generated by using at least one transistor operating in a weak inversion region and at least one transistor operating in a strong inversion region; and
a regulating element for generating an output voltage from an input voltage under control of the temperature-compensated reference voltage,
whereby the output voltage falls with increased temperature and rises with decreased temperature.
21. The temperature compensating power supply as claimed in claim 20, wherein the two reverence voltages are about the same or the same.
US10/179,202 2001-07-04 2002-06-26 Internal power supply for an integrated circuit having a temperature compensated reference voltage generator Expired - Lifetime US6791308B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR2001-39760 2001-07-04
KR10-2001-0039760A KR100393226B1 (en) 2001-07-04 2001-07-04 Internal reference voltage generator capable of controlling value of internal reference voltage according to temperature variation and internal power supply voltage generator including the same
KR01-39760 2001-07-04

Publications (2)

Publication Number Publication Date
US20030011351A1 US20030011351A1 (en) 2003-01-16
US6791308B2 true US6791308B2 (en) 2004-09-14

Family

ID=19711741

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/179,202 Expired - Lifetime US6791308B2 (en) 2001-07-04 2002-06-26 Internal power supply for an integrated circuit having a temperature compensated reference voltage generator

Country Status (6)

Country Link
US (1) US6791308B2 (en)
JP (1) JP4574938B2 (en)
KR (1) KR100393226B1 (en)
CN (1) CN1316619C (en)
DE (1) DE10230346A1 (en)
TW (1) TW577190B (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040155636A1 (en) * 2002-10-11 2004-08-12 Kenichi Fukui Semiconductor integrated circuit device
US7009545B2 (en) * 2003-11-26 2006-03-07 Hynix Semiconductor Inc. Semiconductor device having on-chip reference voltage generator
US20070058457A1 (en) * 2005-09-13 2007-03-15 Hynix Semiconductor Inc. Internal voltage generator of semiconductor integrated circuit
US20070075699A1 (en) * 2005-10-05 2007-04-05 Taiwan Semiconductor Manufacturing Co., Ltd. Sub-1V bandgap reference circuit
US20070120593A1 (en) * 2005-11-29 2007-05-31 Hynix Semiconductor Inc. Apparatus for generating reference voltage in semiconductor memory apparatus
US20080001653A1 (en) * 2006-06-30 2008-01-03 Hynix Semiconductor Inc. Internal voltage generator of semiconductor device
US20090027105A1 (en) * 2007-07-23 2009-01-29 Samsung Electronics Co., Ltd. Voltage divider and internal supply voltage generation circuit including the same
US20090059681A1 (en) * 2007-08-29 2009-03-05 Jae-Boum Park Semiconductor memory device
US20090080570A1 (en) * 2007-09-20 2009-03-26 Qimonda Ag Integrated circuit and method of generating a bias signal for a data signal receiver
US20090079407A1 (en) * 2007-09-26 2009-03-26 Fukashi Morishita Semiconductor integrated circuit device
US20090243704A1 (en) * 2008-03-28 2009-10-01 Hynix Semiconductor Inc. Internal voltage generator
US20120106267A1 (en) * 2007-10-09 2012-05-03 Hynix Semiconductor Inc. Circuit for generating reference voltage of semiconductor memory apparatus
TWI475567B (en) * 2007-09-07 2015-03-01 Hynix Semiconductor Inc Core voltage generator
US20160170432A1 (en) * 2014-12-15 2016-06-16 SK Hynix Inc. Reference voltage generator
WO2017112492A2 (en) 2015-12-22 2017-06-29 The Regents Of The University Of Colorado, A Body Corporate Protecting rnas from degradation using engineered viral rnas

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7626448B2 (en) 2005-09-28 2009-12-01 Hynix Semiconductor, Inc. Internal voltage generator
JP4851192B2 (en) * 2006-01-27 2012-01-11 ルネサスエレクトロニクス株式会社 Differential signal receiver
KR100825029B1 (en) * 2006-05-31 2008-04-24 주식회사 하이닉스반도체 Bandgap reference voltage generator and semiconductor device thereof
KR100799836B1 (en) * 2006-09-11 2008-01-31 삼성전기주식회사 Output compensation circuit insensitive temperature change
DE102007035369A1 (en) * 2007-07-27 2009-02-05 Sitronic Ges. für elektrotechnische Ausrüstung GmbH & Co. KG Circuit arrangement for temperature-dependent load current control
KR100868253B1 (en) * 2007-09-12 2008-11-12 주식회사 하이닉스반도체 Reference voltage generating circuit for semiconductor device
KR100915151B1 (en) * 2007-11-23 2009-09-03 한양대학교 산학협력단 Reference Voltage Generating Circuits with Noise Immunity
TWI351591B (en) 2007-12-05 2011-11-01 Ind Tech Res Inst Voltage generating apparatus
IT1397432B1 (en) * 2009-12-11 2013-01-10 St Microelectronics Rousset GENERATOR CIRCUIT OF AN REFERENCE ELECTRIC SIZE.
CN103812452B (en) * 2012-11-14 2016-09-21 环旭电子股份有限公司 Electronic system, radio-frequency power amplifier and temperature compensation thereof
KR20140079046A (en) * 2012-12-18 2014-06-26 에스케이하이닉스 주식회사 Differential amplifer
CN104457796A (en) * 2013-09-17 2015-03-25 英属维京群岛商中央数位公司 Sensing module
TWI549406B (en) * 2015-11-20 2016-09-11 明緯(廣州)電子有限公司 Novel feedback circuit with temperature compensation function
CN108962306A (en) * 2017-05-17 2018-12-07 上海磁宇信息科技有限公司 Automatic Optimal writes the magnetic storage and its operating method of voltage
JP6767330B2 (en) * 2017-09-20 2020-10-14 株式会社東芝 Regulator amplifier circuit
US11137788B2 (en) * 2018-09-04 2021-10-05 Stmicroelectronics International N.V. Sub-bandgap compensated reference voltage generation circuit
CN109738108B (en) * 2019-01-07 2021-05-04 安徽天健环保车辆部件有限公司 Vehicle resistance type air pressure sensor and working method thereof
US11061452B2 (en) * 2019-09-13 2021-07-13 Silicon Laboratories Inc. Integrated circuit with enhanced operation over operating ranges utilizing a process signal to fine tune a voltage boosting operation
US11353901B2 (en) * 2019-11-15 2022-06-07 Texas Instruments Incorporated Voltage threshold gap circuits with temperature trim

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5307003A (en) * 1989-06-30 1994-04-26 Poqet Computer Corporation Varying the supply voltage in response to the current supplied to a computer system
US5327028A (en) * 1992-06-22 1994-07-05 Linfinity Microelectronics, Inc. Voltage reference circuit with breakpoint compensation
US5455510A (en) * 1994-03-11 1995-10-03 Honeywell Inc. Signal comparison circuit with temperature compensation
US5686821A (en) * 1996-05-09 1997-11-11 Analog Devices, Inc. Stable low dropout voltage regulator controller
US5798637A (en) * 1995-06-22 1998-08-25 Lg Semicon Co., Ltd. Reference voltage generating circuit
US6211661B1 (en) * 2000-04-14 2001-04-03 International Business Machines Corporation Tunable constant current source with temperature and power supply compensation
US6232832B1 (en) * 1994-07-19 2001-05-15 Honeywell International Inc Circuit for limiting an output voltage to a percent of a variable supply voltage
US6300818B1 (en) * 1998-10-05 2001-10-09 Lucent Technologies Inc. Temperature compensation circuit for semiconductor switch and method of operation thereof
US6392392B1 (en) * 1999-03-01 2002-05-21 Nec Corporation Over-current detecting circuit
US6489836B2 (en) * 1999-12-21 2002-12-03 Samsung Electronics Co., Ltd. Level-shifting reference voltage source circuits and methods
US6507233B1 (en) * 2001-08-02 2003-01-14 Texas Instruments Incorporated Method and circuit for compensating VT induced drift in monolithic logarithmic amplifier

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940007298B1 (en) * 1992-05-30 1994-08-12 삼성전자 주식회사 Reference voltage generating circuit using cmos transistor
JP2851767B2 (en) * 1992-10-15 1999-01-27 三菱電機株式会社 Voltage supply circuit and internal step-down circuit
JPH09265329A (en) * 1996-03-27 1997-10-07 New Japan Radio Co Ltd Bias generation circuit and regulator circuit
US5777509A (en) * 1996-06-25 1998-07-07 Symbios Logic Inc. Apparatus and method for generating a current with a positive temperature coefficient
KR100253645B1 (en) * 1996-09-13 2000-04-15 윤종용 Reference voltage generating circuit
KR100308186B1 (en) * 1998-09-02 2001-11-30 윤종용 Reference voltage generating circuit for semiconductor integrated circuit device

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5307003A (en) * 1989-06-30 1994-04-26 Poqet Computer Corporation Varying the supply voltage in response to the current supplied to a computer system
US5327028A (en) * 1992-06-22 1994-07-05 Linfinity Microelectronics, Inc. Voltage reference circuit with breakpoint compensation
US5455510A (en) * 1994-03-11 1995-10-03 Honeywell Inc. Signal comparison circuit with temperature compensation
US6232832B1 (en) * 1994-07-19 2001-05-15 Honeywell International Inc Circuit for limiting an output voltage to a percent of a variable supply voltage
US5798637A (en) * 1995-06-22 1998-08-25 Lg Semicon Co., Ltd. Reference voltage generating circuit
US5686821A (en) * 1996-05-09 1997-11-11 Analog Devices, Inc. Stable low dropout voltage regulator controller
US6300818B1 (en) * 1998-10-05 2001-10-09 Lucent Technologies Inc. Temperature compensation circuit for semiconductor switch and method of operation thereof
US6392392B1 (en) * 1999-03-01 2002-05-21 Nec Corporation Over-current detecting circuit
US6489836B2 (en) * 1999-12-21 2002-12-03 Samsung Electronics Co., Ltd. Level-shifting reference voltage source circuits and methods
US6211661B1 (en) * 2000-04-14 2001-04-03 International Business Machines Corporation Tunable constant current source with temperature and power supply compensation
US6507233B1 (en) * 2001-08-02 2003-01-14 Texas Instruments Incorporated Method and circuit for compensating VT induced drift in monolithic logarithmic amplifier

Cited By (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7049797B2 (en) * 2002-10-11 2006-05-23 Renesas Technology Corp. Semiconductor integrated circuit device
US20040155636A1 (en) * 2002-10-11 2004-08-12 Kenichi Fukui Semiconductor integrated circuit device
US7009545B2 (en) * 2003-11-26 2006-03-07 Hynix Semiconductor Inc. Semiconductor device having on-chip reference voltage generator
US20070058457A1 (en) * 2005-09-13 2007-03-15 Hynix Semiconductor Inc. Internal voltage generator of semiconductor integrated circuit
US7417490B2 (en) 2005-09-13 2008-08-26 Hynix Semiconductor Inc. Internal voltage generator of semiconductor integrated circuit
US7667528B2 (en) 2005-09-13 2010-02-23 Hynix Semiconductor Inc. Internal voltage generator of semiconductor integrated circuit
US20090033406A1 (en) * 2005-09-13 2009-02-05 Hynix Semiconductor Inc. Internal voltage generator of semiconductor integrated circuit
US20070075699A1 (en) * 2005-10-05 2007-04-05 Taiwan Semiconductor Manufacturing Co., Ltd. Sub-1V bandgap reference circuit
US7259543B2 (en) * 2005-10-05 2007-08-21 Taiwan Semiconductor Manufacturing Co. Sub-1V bandgap reference circuit
US7532063B2 (en) 2005-11-29 2009-05-12 Hynix Semiconductor Inc. Apparatus for generating reference voltage in semiconductor memory apparatus
US20070120593A1 (en) * 2005-11-29 2007-05-31 Hynix Semiconductor Inc. Apparatus for generating reference voltage in semiconductor memory apparatus
US7986180B2 (en) * 2006-06-30 2011-07-26 Hynix Semiconductor Inc. Semiconductor memory device having internal voltage generator and method for driving the same
US20090267683A1 (en) * 2006-06-30 2009-10-29 Kang-Seol Lee Internal voltage generator of semiconductor device
US20080001653A1 (en) * 2006-06-30 2008-01-03 Hynix Semiconductor Inc. Internal voltage generator of semiconductor device
US7576596B2 (en) * 2006-06-30 2009-08-18 Hynix Semiconductor, Inc. Internal voltage generator of semiconductor device
US7764114B2 (en) * 2007-07-23 2010-07-27 Samsung Electronics Co., Ltd. Voltage divider and internal supply voltage generation circuit including the same
US20090027105A1 (en) * 2007-07-23 2009-01-29 Samsung Electronics Co., Ltd. Voltage divider and internal supply voltage generation circuit including the same
US7826278B2 (en) * 2007-08-29 2010-11-02 Hynix Semiconductor Inc. Semiconductor memory device for generating core voltage
US20090059681A1 (en) * 2007-08-29 2009-03-05 Jae-Boum Park Semiconductor memory device
TWI475567B (en) * 2007-09-07 2015-03-01 Hynix Semiconductor Inc Core voltage generator
US7646234B2 (en) * 2007-09-20 2010-01-12 Qimonda Ag Integrated circuit and method of generating a bias signal for a data signal receiver
US20090080570A1 (en) * 2007-09-20 2009-03-26 Qimonda Ag Integrated circuit and method of generating a bias signal for a data signal receiver
US8154271B2 (en) 2007-09-26 2012-04-10 Renesas Electronics Corporation Semiconductor integrated circuit device
US7977932B2 (en) * 2007-09-26 2011-07-12 Renesas Electronics Corporation Semiconductor integrated circuit device
US20090079407A1 (en) * 2007-09-26 2009-03-26 Fukashi Morishita Semiconductor integrated circuit device
US20110221419A1 (en) * 2007-09-26 2011-09-15 Renesas Electronics Corporation Semiconductor integrated circuit device
US20120106267A1 (en) * 2007-10-09 2012-05-03 Hynix Semiconductor Inc. Circuit for generating reference voltage of semiconductor memory apparatus
US8390265B2 (en) * 2007-10-09 2013-03-05 SK Hynix Inc. Circuit for generating reference voltage of semiconductor memory apparatus
US7777560B2 (en) * 2008-03-28 2010-08-17 Hynix Semiconductor Inc. Internal voltage generator
US20090243704A1 (en) * 2008-03-28 2009-10-01 Hynix Semiconductor Inc. Internal voltage generator
US20160170432A1 (en) * 2014-12-15 2016-06-16 SK Hynix Inc. Reference voltage generator
US10168723B2 (en) * 2014-12-15 2019-01-01 SK Hynix Inc. Reference voltage generator being tolerant of temperature variation
WO2017112492A2 (en) 2015-12-22 2017-06-29 The Regents Of The University Of Colorado, A Body Corporate Protecting rnas from degradation using engineered viral rnas

Also Published As

Publication number Publication date
TW577190B (en) 2004-02-21
US20030011351A1 (en) 2003-01-16
JP4574938B2 (en) 2010-11-04
CN1316619C (en) 2007-05-16
JP2003114728A (en) 2003-04-18
DE10230346A1 (en) 2003-02-20
CN1395310A (en) 2003-02-05
KR20030003904A (en) 2003-01-14
KR100393226B1 (en) 2003-07-31

Similar Documents

Publication Publication Date Title
US6791308B2 (en) Internal power supply for an integrated circuit having a temperature compensated reference voltage generator
US6628558B2 (en) Proportional to temperature voltage generator
US6894544B2 (en) Brown-out detector
EP0573240B1 (en) Reference voltage generator
US6005378A (en) Compact low dropout voltage regulator using enhancement and depletion mode MOS transistors
US7622906B2 (en) Reference voltage generation circuit responsive to ambient temperature
US8384370B2 (en) Voltage regulator with an overcurrent protection circuit
US6034519A (en) Internal supply voltage generating circuit
US6087821A (en) Reference-voltage generating circuit
JPH0793006B2 (en) Internal power supply voltage generation circuit
US20020039044A1 (en) Reference voltage generating circuit using active resistance device
US20050237104A1 (en) Reference voltage generator circuit having temperature and process variation compensation and method of manufacturing same
US6188270B1 (en) Low-voltage reference circuit
US5990671A (en) Constant power voltage generator with current mirror amplifier optimized by level shifters
US7764114B2 (en) Voltage divider and internal supply voltage generation circuit including the same
US20020153870A1 (en) Reference voltage generator
US6873143B2 (en) On-chip reference current and voltage generating circuits
US6184745B1 (en) Reference voltage generating circuit
US6940338B2 (en) Semiconductor integrated circuit
US8004807B2 (en) Overvoltage protection circuit with reduced sensitivity to process variations
US6693332B2 (en) Current reference apparatus
US7834609B2 (en) Semiconductor device with compensation current
US20020175663A1 (en) Reference voltage generator tolerant to temperature variations
KR0172436B1 (en) Reference voltage circuit for semiconductor device
KR100256118B1 (en) Internal voltage descending circuit with temperature compensation

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIM, JAE-YOON;REEL/FRAME:013052/0267

Effective date: 20020529

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12