US7372151B1 - Ball grid array package and process for manufacturing same - Google Patents

Ball grid array package and process for manufacturing same Download PDF

Info

Publication number
US7372151B1
US7372151B1 US10/660,611 US66061103A US7372151B1 US 7372151 B1 US7372151 B1 US 7372151B1 US 66061103 A US66061103 A US 66061103A US 7372151 B1 US7372151 B1 US 7372151B1
Authority
US
United States
Prior art keywords
substrate
semiconductor die
solder balls
ball grid
grid array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US10/660,611
Inventor
Chun Ho Fan
Neil McLellan
Kwok Cheung Tsang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
UTAC Headquarters Pte Ltd
Original Assignee
UTAC Hong Kong Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by UTAC Hong Kong Ltd filed Critical UTAC Hong Kong Ltd
Priority to US10/660,611 priority Critical patent/US7372151B1/en
Assigned to ASAT LTD. reassignment ASAT LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MCLELLAN, NEIL, FAN, CHUN HO, TSANG, KWOK CHEUNG
Application granted granted Critical
Publication of US7372151B1 publication Critical patent/US7372151B1/en
Assigned to THE HONGKONG AND SHANGHAI BANKING CORPORATION LIMITED, AS SECURITY AGENT reassignment THE HONGKONG AND SHANGHAI BANKING CORPORATION LIMITED, AS SECURITY AGENT GRANT OF SECURITY INTEREST IN PATENT RIGHTS - SECOND PRIORITY Assignors: UTAC HONG KONG LIMITED
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT GRANT OF SECURITY INTEREST IN PATENT RIGHTS - FIRST PRIORITY Assignors: UTAC HONG KONG LIMITED
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT GRANT OF SECURITY INTEREST IN PATENT RIGHTS - SECOND PRIORITY Assignors: UTAC HONG KONG LIMITED
Assigned to UTAC HONG KONG LIMITED reassignment UTAC HONG KONG LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: ASAT LIMITED
Assigned to UTAC Headquarters Pte. Ltd. reassignment UTAC Headquarters Pte. Ltd. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: UTAC HONG KONG LIMITED
Assigned to UTAC Headquarters Pte. Ltd. reassignment UTAC Headquarters Pte. Ltd. CORRECTIVE ASSIGNMENT TO CORRECT THE ADD ANNEX INADVERTENTLY LEFT OUT ORIGINAL ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED AT REEL: 037880 FRAME: 0534. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: UTAC HONG KONG LIMITED
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention relates in general to integrated circuit packaging, and in particular to an improved ball grid array package with enhanced thermal characteristics and a unique method of manufacturing.
  • IC packages are well known in the art. Improvements in IC packages are driven by industry demands for increased thermal and electrical performance and decreased size and cost of manufacture.
  • array packaging such as Plastic Ball Grid Array (PBGA) packages provide a high density of interconnects relative to the surface area of the package.
  • PBGA Plastic Ball Grid Array
  • typical PBGA packages include a convoluted signal path, giving rise to high impedance and an inefficient thermal path which results in low thermal dissipation performance. With increasing package density, the spreading of heat generated by the package is increasingly important.
  • FIG. 1 shows an elevation view of a conventional PBGA package indicated generally by the numeral 20 .
  • the PBGA package 20 includes a substrate 22 and a semiconductor die 24 attached to the substrate 22 by a die adhesive.
  • Gold wire bonds 26 electrically connect the die 24 to metal traces on the substrate 22 .
  • the wire bonds 26 and die 24 are encapsulated in an overmold material 28 .
  • a ball grid array 30 in the form of solder bumps, is disposed on the bottom surface of the substrate 22 for signal transfer. Because of the absence of a thermal path away from the semiconductor die 24 , thermal dissipation in this package is poor.
  • FIG. 2 shows an elevation view of a PBGA package 20 of the prior art including the heat spreader indicated by the numeral 32 .
  • the metal heat spreader 32 is fixed to the molded package.
  • This package suffers disadvantages, however, as heat must be dissipated from the semiconductor die 24 , through the molding compound 28 and then through the heat spreader 32 .
  • this package is not suitable for package stacking which is desirable for decreasing motherboard area that is used when the packages are mounted thereon.
  • a process for manufacturing an integrated circuit package includes forming a plurality of solder balls on a first surface of a substrate and mounting a semiconductor die to the substrate such that bumps of the semiconductor die are electrically connected to conductive traces of the substrate.
  • the semiconductor die and the solder balls are encapsulated in an overmold material on the substrate such that portions of the solder balls are exposed.
  • a ball grid array is formed such that bumps of the ball grid array are electrically connected to the conductive traces and the integrated circuit package is singulated.
  • an integrated circuit package in another aspect, includes a substrate having a plurality of conductive traces and a plurality of solder balls disposed on a first surface of the substrate.
  • a semiconductor die is mounted to the substrate such that bumps of the semiconductor die are electrically connected to conductive traces of the substrate.
  • An overmold material encapsulates the semiconductor die and the solder balls on the substrate such that portions of the solder balls are exposed.
  • a ball grid array is in electrical connection with the conductive traces.
  • solder balls are embedded in the overmold material.
  • the solder balls provide a heat path for heat dissipation from the package.
  • the solder balls in the overmold material enable package stacking which provides for reduced mother board area when the packages are in use and improves package to package communication signal paths.
  • bumps of a ball grid array are mounted on solder balls which are encapsulated in overmold material. This package provides better control of solder ball stand off clearance than prior art packages.
  • FIG. 1 is an elevation view of a conventional plastic ball grid array package
  • FIG. 2 is an elevation view of a prior art plastic ball grid array package including a heat spreader
  • FIGS. 3A to 3G show processing steps for manufacturing a ball grid array package in accordance with one embodiment of the present invention
  • FIG. 4 is a top plan view of the individual BGA package shown in FIG. 3G ;
  • FIG. 5 is a side elevation view of the BGA package of FIG. 3G stacked with another BGA package;
  • FIGS. 6A to 6I show processing steps for manufacturing a ball grid array package in accordance with another embodiment of the present invention.
  • FIGS. 7A to 7G show processing steps for manufacturing a ball grid array package in accordance with another embodiment of the present invention.
  • FIGS. 8A to 8H show processing steps for manufacturing a ball grid array package in accordance with still another embodiment of the present invention.
  • FIGS. 9A to 9I show processing steps for manufacturing a ball grid array package in accordance with yet another embodiment of the present invention.
  • FIGS. 10A to 10G show processing steps for manufacturing a ball grid array package in accordance with another embodiment of the present invention.
  • FIGS. 3A to 3G describe a process for manufacturing a ball grid array integrated circuit package, referred to herein as a ball grid array package, according to one embodiment of the present invention.
  • a ball grid array package referred to herein as a ball grid array package.
  • the numerals used previously in describing FIG. 1 will be used again after raising the numerals by 100 where parts to be described correspond to parts already described.
  • the ball grid array (BGA) package is indicated generally by the numeral 120 and includes a substrate 122 having a plurality of conductive traces and a plurality of solder balls 134 disposed on a first surface of the substrate 122 .
  • a semiconductor die 124 is mounted to the substrate 122 such that bumps of the semiconductor die 124 are electrically connected to the conductive traces of the substrate 122 .
  • An overmold material 128 encapsulates the semiconductor die 124 and the solder balls 134 on the substrate 122 such that portions of the solder balls 134 are exposed.
  • a ball grid array 130 is electrically connected with the conductive traces of the substrate 122 .
  • the substrate 122 a BT resin/glass epoxy printed circuit board with conductive traces for signal transfer is shown.
  • a solder mask is disposed on the lower surface of the substrate with portions of the conductive traces, also referred to as interconnects, exposed.
  • the substrate 122 is in the form of an array strip for producing a number of BGA units. Three such units are depicted in an array in FIG. 3A , however, the process is herein described with reference to a single unit.
  • the plurality of solder balls 134 are formed on solder ball pads on the upper surface of the substrate 122 using conventional positioning techniques ( FIG. 3B ). To attach the solder balls 134 , a flux is added to the solder balls 134 prior to placement and, after placement the solder balls 134 are reflowed using known reflow techniques. The solder balls 134 are thereby connected to the solder ball pads of the substrate 122 .
  • a singulated semiconductor die 124 is conventionally mounted to the upper surface of the substrate 122 using a suitable die attach technique, such as attachment using a die attach epoxy adhesive and curing of the epoxy ( FIG. 3C ). It will now be understood that the solder balls 134 are located around the periphery of the semiconductor die 124 .
  • the semiconductor die 124 has a conductive pad array formed thereon and wire bonds 126 are bonded between bumps of the conductive pad array of the semiconductor die 124 and the conductive traces of the substrate 122 using conventional wire bonding techniques ( FIG. 3D ). The semiconductor die 124 is thereby electrically connected to the conductive traces of the substrate 122 .
  • Encapsulation in the overmold material 128 follows.
  • the semiconductor die 124 and the solder balls 134 are encapsulated in the overmold material 128 by molding in a mold die such that portions of the solder balls 134 that are distal the substrate 122 , are exposed.
  • the solder balls 134 are deformed into substantially spheroidal shapes during molding as a result of pressure from the surface of the mold die ( FIG. 3E ).
  • a ball grid array 130 in the form of solder bumps is formed on the lower surface of the substrate 122 by conventional positioning ( FIG. 3F ).
  • a flux is added to the solder prior to placement and, after placement, the solder is reflowed using known reflow techniques.
  • the solder bumps of the ball grid array 130 are thereby connected to the conductive traces of the substrate 122 and through the wire bonds 126 to the semiconductor die 124 .
  • the ball grid array 130 provides signal and power connections as well as ground connections for the semiconductor die 124 .
  • FIG. 4 shows a top plan view of the individual BGA package shown in FIG. 3G .
  • the BGA package 120 produced by this process is particularly suitable for stacking with other BGA packages, as shown in FIG. 5
  • FIGS. 6A to 6I describe a process for manufacturing the ball grid array package 120 in accordance with an alternative embodiment of the present invention.
  • FIGS. 6A to 6C are similar to FIGS. 3A to 3C and therefore need not be further described herein.
  • a die adapter 136 is mounted to the semiconductor die 124 using a thermally conductive adhesive for conducting heat from the semiconductor die 124 to the die adapter 136 .
  • the die adapter 136 is copper, however other suitable materials can be used, as will occur to those skilled in the art.
  • FIGS. 6E to 6H are similar to FIGS. 3D to 3G and therefore need not be further described herein.
  • an external heat sink 138 is then mounted to the package using, for example, a thermally conductive adhesive.
  • the heat sink 138 is soldered to the exposed portions of the solder balls 134 .
  • a heat transfer path is provided through the solder balls 134 to the heat sink 138 .
  • the use of a die adapter 136 further improves heat transfer away from the semiconductor die 124 .
  • FIGS. 7A to 7G describe a process for manufacturing a ball grid array package 120 in accordance with another embodiment of the present invention.
  • the substrate 122 of a polyimide tape is shown.
  • the substrate 122 includes a metal layer on both the top side and the bottom side.
  • the metal layer on the top side acts as a heat spreader for dispersing heat while the metal layer on the bottom side includes a circuit pattern of conductive traces for signal transfer.
  • the substrate 122 is in the form of an array strip for producing a number of BGA units. Two such units are depicted in the array in FIG. 7A .
  • a plurality of solder balls 134 are formed on solder ball pads on the lower surface of the substrate 122 using conventional positioning techniques ( FIG. 7B ). To attach the solder balls 134 , a flux is added to the solder balls 134 prior to placement and, after placement the solder balls 134 are reflowed using known reflow techniques. The solder balls 134 are thereby connected to the solder ball pads of the substrate 122 which are electrically connected to the conductive traces of the substrate 122 .
  • a singulated semiconductor die 124 is conventionally mounted to the lower surface of the substrate 122 using a suitable die attach technique, such as attachment using a die attach epoxy adhesive and curing of the epoxy ( FIG. 7C ). It will now be understood that the solder balls 134 are located around the periphery of the semiconductor die 124 .
  • the semiconductor die 124 has a conductive pad array formed thereon and wire bonds 126 are bonded between bumps of the conductive pad array of the semiconductor die 124 and the conductive traces of the substrate 122 using conventional wire bonding techniques ( FIG. 7D ). The semiconductor die 124 is thereby electrically connected to the conductive traces of the substrate 122 .
  • Encapsulation in the overmold material 128 follows.
  • the semiconductor die 124 and the solder balls 134 are encapsulated in the overmold material 128 by molding in a mold die such that portions of the solder balls 134 that are distal the substrate 122 , are exposed.
  • the solder balls 134 are deformed into substantially spheroidal shapes during molding as a result of pressure from the surface of the mold die ( FIG. 7E ).
  • a ball grid array 130 in the form of solder bumps is formed on the exposed portions of the solder balls 134 by conventional positioning ( FIG. 7F ).
  • a flux is added to the solder prior to placement and, after placement, the solder is reflowed using known reflow techniques.
  • the solder bumps of the ball grid array 130 are thereby connected to the conductive traces of the substrate 122 and through the wire bonds 126 to the semiconductor die 124 .
  • the ball grid array 130 provides signal and power connections as well as ground connections for the semiconductor die 124 .
  • Singulation of the individual BGA unit from the array strip is then performed either by saw singulation or die punching, resulting in the configuration shown in FIG. 7G .
  • the individual BGA package 120 is isolated from the strip.
  • FIGS. 8A to 8H describe a process for manufacturing a ball grid array package 120 in accordance with still another embodiment of the present invention.
  • the substrate 122 of a polyimide tape is shown.
  • the substrate 122 includes a metal layer on the bottom side thereof which includes a circuit pattern of conductive traces for signal transfer.
  • a cavity extends through the substrate 122 .
  • the substrate 122 is in the form of an array strip for producing a number of BGA units. Two such units are depicted in an array in FIG. 8A , however, the process is herein described with reference to a single unit.
  • the substrate is laminated to a metal strip 140 which acts as a heat spreader for dispersing heat ( FIG. 8B ).
  • a plurality of solder balls 134 are formed on solder ball pads on the exposed lower surface of the substrate 122 using conventional positioning techniques ( FIG. 8C ). To attach the solder balls 134 , a flux is added to the solder balls 134 prior to placement and, after placement the solder balls 134 are reflowed using known reflow techniques. The solder balls 134 are thereby connected to the solder ball pads of the substrate 122 which are electrically connected to the conductive traces of the substrate 122 .
  • a singulated semiconductor die 124 is mounted to the metal strip 140 which is laminated to the substrate 122 , using a suitable die attach technique.
  • the semiconductor die 124 is attached to the substrate 122 via the metal strip 140 ( FIG. 8D ).
  • the solder balls 134 are located around the periphery of the semiconductor die 124 .
  • the semiconductor die 124 has a conductive pad array formed thereon and wire bonds 126 are bonded between bumps of the conductive pad array of the semiconductor die 124 and the conductive traces of the substrate 122 using conventional wire bonding techniques ( FIG. 8E ). The semiconductor die 124 is thereby electrically connected to the conductive traces of the substrate 122 .
  • Encapsulation in the overmold material 128 follows.
  • the semiconductor die 124 and the solder balls 134 are encapsulated in the overmold material 128 by molding in a mold die such that portions of the solder balls 134 that are distal the substrate 122 , are exposed.
  • the solder balls 134 are deformed into substantially spheroidal shapes during molding as a result of pressure from the surface of the mold die ( FIG. 8F ).
  • a ball grid array 130 in the form of solder bumps is formed on the exposed portions of the solder balls 134 by conventional positioning ( FIG. 8G ).
  • a flux is added to the solder prior to placement and, after placement, the solder is reflowed using known reflow techniques.
  • the solder bumps of the ball grid array 130 are thereby connected to the conductive traces of the substrate 122 and through the wire bonds 126 to the semiconductor die 124 .
  • the ball grid array 134 provides signal and power connections as well as ground connections for the semiconductor die 124 .
  • Singulation of the individual BGA unit from the array strip is then performed either by saw singulation or die punching, resulting in the configuration shown in FIG. 8H .
  • the individual BGA package 120 is isolated from the strip.
  • FIGS. 9A to 9I describe a process for manufacturing a ball grid array package 120 in accordance with yet another embodiment of the present invention.
  • the substrate 122 of a polyimide tape is shown.
  • the substrate 122 includes a metal layer on the bottom side thereof which includes a circuit pattern of conductive traces for signal transfer.
  • a cavity extends through the substrate 122 and a plurality of smaller holes also extend through the substrate.
  • the substrate 122 is in the form of an array strip for producing a number of BGA units. Two such units are depicted in an array in FIG. 9A , however, the process is herein described with reference to a single unit.
  • the substrate is laminated to a metal strip 140 that is preplated with suitable metal for ground bonding.
  • suitable metal for ground bonding includes, for example silver, nickel followed by gold and nickel followed by palladium ( FIG. 9B ).
  • Solder is then applied to the holes of the substrate and the solder is reflowed, followed by a flattening process such as coining to result in a substantially flat surface ( FIG. 9C ).
  • a plurality of solder balls 134 are formed on solder ball pads on the exposed lower surface of the substrate 122 and on the solder in the holes of the substrate 122 , using conventional positioning techniques ( FIG. 9D ).
  • a flux is added to the solder balls 134 prior to placement and, after placement the solder balls 134 are reflowed using known reflow techniques.
  • some of the solder balls 134 are connected to the solder ball pads of the substrate 122 which are electrically connected to the conductive traces of the substrate 122 .
  • Others of the solder balls are connected to the metal strip 140 .
  • a singulated semiconductor die 124 is mounted to the metal strip 140 which is laminated to the substrate 122 , using a suitable die attach technique.
  • the semiconductor die 124 is attached to the substrate 122 via the metal strip 140 ( FIG. 9E ). It will now be understood that the solder balls 134 are located around the periphery of the semiconductor die 124 .
  • the semiconductor die 124 has a conductive pad array formed thereon and wire bonds 126 are bonded between bumps of the conductive pad array of the semiconductor die 124 and the conductive traces of the substrate 122 using conventional wire bonding techniques ( FIG. 9F ). The semiconductor die 124 is thereby electrically connected to the conductive traces of the substrate 122 .
  • Encapsulation in the overmold material 128 follows.
  • the semiconductor die 124 and the solder balls 134 are encapsulated in the overmold material 128 by molding in a mold die such that portions of the solder balls 134 that are distal the substrate 122 , are exposed.
  • the solder balls 134 are deformed into substantially spheroidal shapes during molding as a result of pressure from the surface of the mold die ( FIG. 9G ).
  • a ball grid array 130 in the form of solder bumps is formed on the exposed portions of the solder balls 134 by conventional positioning ( FIG. 9H ).
  • a flux is added to the solder prior to placement and, after placement, the solder is reflowed using known reflow techniques.
  • Some of the solder bumps of the ball grid array 130 are thereby connected to the conductive traces of the substrate 122 and through the wire bonds 126 to the semiconductor die 124 .
  • Other solder bumps of the ball grid array 130 are connected to the metal strip 140 .
  • the solder bumps provide signal and power connections as well as ground connections for the semiconductor die 124 .
  • Singulation of the individual BGA unit from the array strip is then performed either by saw singulation or die punching, resulting in the configuration shown in FIG. 9I .
  • the individual BGA package 120 is isolated from the strip.
  • FIGS. 10A to 10G show processing steps for manufacturing a ball grid array package 120 in accordance with another embodiment of the present invention.
  • FIGS. 10A and 10B are similar to FIGS. 3A and 3B and therefore need not be further described herein.
  • the semiconductor die 124 is mounted in a flip-chip orientation on the substrate 122 .
  • the semiconductor die 124 is mounted to the substrate 122 by solder ball connections 138 between pads of the semiconductor die 124 with interconnect pads of the substrate 122 , using known pick and place technique.
  • the area under the semiconductor die 124 is filled with a thermosetting plastic compound, referred to generally as an underfill material 132 .
  • the underfill material 132 surrounds the solder ball connections 138 that connect the semiconductor die 124 and the interconnect pads of the substrate 122 ( FIG. 10D ).
  • FIGS. 10E to 10G are similar to FIGS. 3E to 3G and therefore need not be further described herein.
  • packages described herein have been described as being polyimide and BT resin/glass epoxy printed circuit board substrates.
  • other substrates may be used such as ceramic substrates and organic laminates.
  • the size and shape of many of the elements described and shown can vary. Still other embodiments and variations may occur to those skilled in the art. All such embodiments and variations are believed to be within the scope and sphere of the present invention.

Abstract

A process for manufacturing an integrated circuit package includes forming a plurality of solder balls on a first surface of a substrate and mounting a semiconductor die to the substrate such that bumps of the semiconductor die are electrically connected to conductive traces of the substrate. The semiconductor die and the solder balls are encapsulated in an overmold material on the substrate such that portions of the solder balls are exposed. A ball grid array is formed such that bumps of the ball grid array are electrically connected to the conductive traces and the integrated circuit package is singulated.

Description

FIELD OF THE INVENTION
The present invention relates in general to integrated circuit packaging, and in particular to an improved ball grid array package with enhanced thermal characteristics and a unique method of manufacturing.
BACKGROUND OF THE INVENTION
High performance integrated circuit (IC) packages are well known in the art. Improvements in IC packages are driven by industry demands for increased thermal and electrical performance and decreased size and cost of manufacture.
In general, array packaging such as Plastic Ball Grid Array (PBGA) packages provide a high density of interconnects relative to the surface area of the package. However, typical PBGA packages include a convoluted signal path, giving rise to high impedance and an inefficient thermal path which results in low thermal dissipation performance. With increasing package density, the spreading of heat generated by the package is increasingly important.
Reference is made to FIG. 1, which shows an elevation view of a conventional PBGA package indicated generally by the numeral 20. The PBGA package 20 includes a substrate 22 and a semiconductor die 24 attached to the substrate 22 by a die adhesive. Gold wire bonds 26 electrically connect the die 24 to metal traces on the substrate 22. The wire bonds 26 and die 24 are encapsulated in an overmold material 28. A ball grid array 30, in the form of solder bumps, is disposed on the bottom surface of the substrate 22 for signal transfer. Because of the absence of a thermal path away from the semiconductor die 24, thermal dissipation in this package is poor.
Variations to conventional BGA packages have been proposed for the purpose of increasing thermal and electrical performance. One particular variation includes the addition of a metal heat spreader to the package, as shown in FIG. 2 which shows an elevation view of a PBGA package 20 of the prior art including the heat spreader indicated by the numeral 32. In general, the metal heat spreader 32 is fixed to the molded package. This package suffers disadvantages, however, as heat must be dissipated from the semiconductor die 24, through the molding compound 28 and then through the heat spreader 32. Furthermore, this package is not suitable for package stacking which is desirable for decreasing motherboard area that is used when the packages are mounted thereon.
It is therefore an object of an aspect of the present invention to provide a process for manufacturing a BGA package that obviates or mitigates at least some of the disadvantages of the prior art.
SUMMARY OF THE INVENTION
In one aspect, a process for manufacturing an integrated circuit package is provided. The process includes forming a plurality of solder balls on a first surface of a substrate and mounting a semiconductor die to the substrate such that bumps of the semiconductor die are electrically connected to conductive traces of the substrate. The semiconductor die and the solder balls are encapsulated in an overmold material on the substrate such that portions of the solder balls are exposed. A ball grid array is formed such that bumps of the ball grid array are electrically connected to the conductive traces and the integrated circuit package is singulated.
In another aspect, an integrated circuit package is provided. The package includes a substrate having a plurality of conductive traces and a plurality of solder balls disposed on a first surface of the substrate. A semiconductor die is mounted to the substrate such that bumps of the semiconductor die are electrically connected to conductive traces of the substrate. An overmold material encapsulates the semiconductor die and the solder balls on the substrate such that portions of the solder balls are exposed. A ball grid array is in electrical connection with the conductive traces.
Advantageously, solder balls are embedded in the overmold material. The solder balls provide a heat path for heat dissipation from the package. Also, the solder balls in the overmold material enable package stacking which provides for reduced mother board area when the packages are in use and improves package to package communication signal paths.
In another aspect, bumps of a ball grid array are mounted on solder balls which are encapsulated in overmold material. This package provides better control of solder ball stand off clearance than prior art packages.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is an elevation view of a conventional plastic ball grid array package;
FIG. 2 is an elevation view of a prior art plastic ball grid array package including a heat spreader;
FIGS. 3A to 3G show processing steps for manufacturing a ball grid array package in accordance with one embodiment of the present invention;
FIG. 4 is a top plan view of the individual BGA package shown in FIG. 3G;
FIG. 5 is a side elevation view of the BGA package of FIG. 3G stacked with another BGA package;
FIGS. 6A to 6I show processing steps for manufacturing a ball grid array package in accordance with another embodiment of the present invention;
FIGS. 7A to 7G show processing steps for manufacturing a ball grid array package in accordance with another embodiment of the present invention;
FIGS. 8A to 8H show processing steps for manufacturing a ball grid array package in accordance with still another embodiment of the present invention;
FIGS. 9A to 9I show processing steps for manufacturing a ball grid array package in accordance with yet another embodiment of the present invention; and
FIGS. 10A to 10G show processing steps for manufacturing a ball grid array package in accordance with another embodiment of the present invention.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Reference is now made to FIGS. 3A to 3G to describe a process for manufacturing a ball grid array integrated circuit package, referred to herein as a ball grid array package, according to one embodiment of the present invention. To simplify the description, the numerals used previously in describing FIG. 1 will be used again after raising the numerals by 100 where parts to be described correspond to parts already described.
Referring to FIG. 3G, the ball grid array (BGA) package is indicated generally by the numeral 120 and includes a substrate 122 having a plurality of conductive traces and a plurality of solder balls 134 disposed on a first surface of the substrate 122. A semiconductor die 124 is mounted to the substrate 122 such that bumps of the semiconductor die 124 are electrically connected to the conductive traces of the substrate 122. An overmold material 128 encapsulates the semiconductor die 124 and the solder balls 134 on the substrate 122 such that portions of the solder balls 134 are exposed. A ball grid array 130 is electrically connected with the conductive traces of the substrate 122.
The process for manufacturing the ball grid array package 120, according to one embodiment of the present invention, will now be described in more detail. Referring to FIG. 3A, the substrate 122, a BT resin/glass epoxy printed circuit board with conductive traces for signal transfer is shown. A solder mask is disposed on the lower surface of the substrate with portions of the conductive traces, also referred to as interconnects, exposed. The substrate 122 is in the form of an array strip for producing a number of BGA units. Three such units are depicted in an array in FIG. 3A, however, the process is herein described with reference to a single unit.
The plurality of solder balls 134 are formed on solder ball pads on the upper surface of the substrate 122 using conventional positioning techniques (FIG. 3B). To attach the solder balls 134, a flux is added to the solder balls 134 prior to placement and, after placement the solder balls 134 are reflowed using known reflow techniques. The solder balls 134 are thereby connected to the solder ball pads of the substrate 122.
A singulated semiconductor die 124 is conventionally mounted to the upper surface of the substrate 122 using a suitable die attach technique, such as attachment using a die attach epoxy adhesive and curing of the epoxy (FIG. 3C). It will now be understood that the solder balls 134 are located around the periphery of the semiconductor die 124.
The semiconductor die 124 has a conductive pad array formed thereon and wire bonds 126 are bonded between bumps of the conductive pad array of the semiconductor die 124 and the conductive traces of the substrate 122 using conventional wire bonding techniques (FIG. 3D). The semiconductor die 124 is thereby electrically connected to the conductive traces of the substrate 122.
Encapsulation in the overmold material 128 follows. The semiconductor die 124 and the solder balls 134 are encapsulated in the overmold material 128 by molding in a mold die such that portions of the solder balls 134 that are distal the substrate 122, are exposed. The solder balls 134 are deformed into substantially spheroidal shapes during molding as a result of pressure from the surface of the mold die (FIG. 3E).
Next, a ball grid array 130 in the form of solder bumps, is formed on the lower surface of the substrate 122 by conventional positioning (FIG. 3F). To attach the solder bumps of the ball grid array 130, a flux is added to the solder prior to placement and, after placement, the solder is reflowed using known reflow techniques. The solder bumps of the ball grid array 130 are thereby connected to the conductive traces of the substrate 122 and through the wire bonds 126 to the semiconductor die 124. The ball grid array 130 provides signal and power connections as well as ground connections for the semiconductor die 124.
Singulation of the individual BGA unit from the array strip is then performed either by saw singulation or die punching, resulting in the configuration shown in FIG. 3G. Thus, the individual BGA package 120 is isolated from the strip. FIG. 4 shows a top plan view of the individual BGA package shown in FIG. 3G.
The BGA package 120 produced by this process is particularly suitable for stacking with other BGA packages, as shown in FIG. 5
Reference is now made to FIGS. 6A to 6I to describe a process for manufacturing the ball grid array package 120 in accordance with an alternative embodiment of the present invention. FIGS. 6A to 6C are similar to FIGS. 3A to 3C and therefore need not be further described herein. In FIG. 6D, however, a die adapter 136 is mounted to the semiconductor die 124 using a thermally conductive adhesive for conducting heat from the semiconductor die 124 to the die adapter 136. In the present embodiment, the die adapter 136 is copper, however other suitable materials can be used, as will occur to those skilled in the art.
FIGS. 6E to 6H are similar to FIGS. 3D to 3G and therefore need not be further described herein. As shown in FIG. 6I, an external heat sink 138 is then mounted to the package using, for example, a thermally conductive adhesive. Alternatively, the heat sink 138 is soldered to the exposed portions of the solder balls 134. Thus, a heat transfer path is provided through the solder balls 134 to the heat sink 138. The use of a die adapter 136 further improves heat transfer away from the semiconductor die 124.
Reference is now made to FIGS. 7A to 7G to describe a process for manufacturing a ball grid array package 120 in accordance with another embodiment of the present invention. Referring to FIG. 7A, the substrate 122 of a polyimide tape is shown. The substrate 122 includes a metal layer on both the top side and the bottom side. The metal layer on the top side acts as a heat spreader for dispersing heat while the metal layer on the bottom side includes a circuit pattern of conductive traces for signal transfer. The substrate 122 is in the form of an array strip for producing a number of BGA units. Two such units are depicted in the array in FIG. 7A.
A plurality of solder balls 134 are formed on solder ball pads on the lower surface of the substrate 122 using conventional positioning techniques (FIG. 7B). To attach the solder balls 134, a flux is added to the solder balls 134 prior to placement and, after placement the solder balls 134 are reflowed using known reflow techniques. The solder balls 134 are thereby connected to the solder ball pads of the substrate 122 which are electrically connected to the conductive traces of the substrate 122.
A singulated semiconductor die 124 is conventionally mounted to the lower surface of the substrate 122 using a suitable die attach technique, such as attachment using a die attach epoxy adhesive and curing of the epoxy (FIG. 7C). It will now be understood that the solder balls 134 are located around the periphery of the semiconductor die 124.
The semiconductor die 124 has a conductive pad array formed thereon and wire bonds 126 are bonded between bumps of the conductive pad array of the semiconductor die 124 and the conductive traces of the substrate 122 using conventional wire bonding techniques (FIG. 7D). The semiconductor die 124 is thereby electrically connected to the conductive traces of the substrate 122.
Encapsulation in the overmold material 128 follows. The semiconductor die 124 and the solder balls 134 are encapsulated in the overmold material 128 by molding in a mold die such that portions of the solder balls 134 that are distal the substrate 122, are exposed. The solder balls 134 are deformed into substantially spheroidal shapes during molding as a result of pressure from the surface of the mold die (FIG. 7E).
Next, a ball grid array 130 in the form of solder bumps, is formed on the exposed portions of the solder balls 134 by conventional positioning (FIG. 7F). To attach the solder bumps of the ball grid array 130, a flux is added to the solder prior to placement and, after placement, the solder is reflowed using known reflow techniques. The solder bumps of the ball grid array 130 are thereby connected to the conductive traces of the substrate 122 and through the wire bonds 126 to the semiconductor die 124. The ball grid array 130 provides signal and power connections as well as ground connections for the semiconductor die 124.
Singulation of the individual BGA unit from the array strip is then performed either by saw singulation or die punching, resulting in the configuration shown in FIG. 7G. Thus, the individual BGA package 120 is isolated from the strip.
Reference is now made to FIGS. 8A to 8H to describe a process for manufacturing a ball grid array package 120 in accordance with still another embodiment of the present invention. Referring to FIG. 8A, the substrate 122 of a polyimide tape is shown. The substrate 122 includes a metal layer on the bottom side thereof which includes a circuit pattern of conductive traces for signal transfer. A cavity extends through the substrate 122. It will be understood that the substrate 122 is in the form of an array strip for producing a number of BGA units. Two such units are depicted in an array in FIG. 8A, however, the process is herein described with reference to a single unit.
The substrate is laminated to a metal strip 140 which acts as a heat spreader for dispersing heat (FIG. 8B).
A plurality of solder balls 134 are formed on solder ball pads on the exposed lower surface of the substrate 122 using conventional positioning techniques (FIG. 8C). To attach the solder balls 134, a flux is added to the solder balls 134 prior to placement and, after placement the solder balls 134 are reflowed using known reflow techniques. The solder balls 134 are thereby connected to the solder ball pads of the substrate 122 which are electrically connected to the conductive traces of the substrate 122.
A singulated semiconductor die 124 is mounted to the metal strip 140 which is laminated to the substrate 122, using a suitable die attach technique. Thus, the semiconductor die 124 is attached to the substrate 122 via the metal strip 140 (FIG. 8D). It will now be understood that the solder balls 134 are located around the periphery of the semiconductor die 124.
The semiconductor die 124 has a conductive pad array formed thereon and wire bonds 126 are bonded between bumps of the conductive pad array of the semiconductor die 124 and the conductive traces of the substrate 122 using conventional wire bonding techniques (FIG. 8E). The semiconductor die 124 is thereby electrically connected to the conductive traces of the substrate 122.
Encapsulation in the overmold material 128 follows. The semiconductor die 124 and the solder balls 134 are encapsulated in the overmold material 128 by molding in a mold die such that portions of the solder balls 134 that are distal the substrate 122, are exposed. The solder balls 134 are deformed into substantially spheroidal shapes during molding as a result of pressure from the surface of the mold die (FIG. 8F).
Next, a ball grid array 130 in the form of solder bumps, is formed on the exposed portions of the solder balls 134 by conventional positioning (FIG. 8G). To attach the solder bumps of the ball grid array 130, a flux is added to the solder prior to placement and, after placement, the solder is reflowed using known reflow techniques. The solder bumps of the ball grid array 130 are thereby connected to the conductive traces of the substrate 122 and through the wire bonds 126 to the semiconductor die 124. The ball grid array 134 provides signal and power connections as well as ground connections for the semiconductor die 124.
Singulation of the individual BGA unit from the array strip is then performed either by saw singulation or die punching, resulting in the configuration shown in FIG. 8H. Thus, the individual BGA package 120 is isolated from the strip.
Reference is now made to FIGS. 9A to 9I to describe a process for manufacturing a ball grid array package 120 in accordance with yet another embodiment of the present invention. Referring to FIG. 9A, the substrate 122 of a polyimide tape is shown. The substrate 122 includes a metal layer on the bottom side thereof which includes a circuit pattern of conductive traces for signal transfer. A cavity extends through the substrate 122 and a plurality of smaller holes also extend through the substrate. It will be understood that the substrate 122 is in the form of an array strip for producing a number of BGA units. Two such units are depicted in an array in FIG. 9A, however, the process is herein described with reference to a single unit.
The substrate is laminated to a metal strip 140 that is preplated with suitable metal for ground bonding. Such metal plating includes, for example silver, nickel followed by gold and nickel followed by palladium (FIG. 9B).
Solder is then applied to the holes of the substrate and the solder is reflowed, followed by a flattening process such as coining to result in a substantially flat surface (FIG. 9C).
A plurality of solder balls 134 are formed on solder ball pads on the exposed lower surface of the substrate 122 and on the solder in the holes of the substrate 122, using conventional positioning techniques (FIG. 9D). To attach the solder balls 134, a flux is added to the solder balls 134 prior to placement and, after placement the solder balls 134 are reflowed using known reflow techniques. Thus, some of the solder balls 134 are connected to the solder ball pads of the substrate 122 which are electrically connected to the conductive traces of the substrate 122. Others of the solder balls are connected to the metal strip 140.
A singulated semiconductor die 124 is mounted to the metal strip 140 which is laminated to the substrate 122, using a suitable die attach technique. Thus, the semiconductor die 124 is attached to the substrate 122 via the metal strip 140 (FIG. 9E). It will now be understood that the solder balls 134 are located around the periphery of the semiconductor die 124.
The semiconductor die 124 has a conductive pad array formed thereon and wire bonds 126 are bonded between bumps of the conductive pad array of the semiconductor die 124 and the conductive traces of the substrate 122 using conventional wire bonding techniques (FIG. 9F). The semiconductor die 124 is thereby electrically connected to the conductive traces of the substrate 122.
Encapsulation in the overmold material 128 follows. The semiconductor die 124 and the solder balls 134 are encapsulated in the overmold material 128 by molding in a mold die such that portions of the solder balls 134 that are distal the substrate 122, are exposed. The solder balls 134 are deformed into substantially spheroidal shapes during molding as a result of pressure from the surface of the mold die (FIG. 9G).
Next, a ball grid array 130 in the form of solder bumps, is formed on the exposed portions of the solder balls 134 by conventional positioning (FIG. 9H). To attach the solder bumps of the ball grid array 130, a flux is added to the solder prior to placement and, after placement, the solder is reflowed using known reflow techniques. Some of the solder bumps of the ball grid array 130 are thereby connected to the conductive traces of the substrate 122 and through the wire bonds 126 to the semiconductor die 124. Other solder bumps of the ball grid array 130 are connected to the metal strip 140. Thus, the solder bumps provide signal and power connections as well as ground connections for the semiconductor die 124.
Singulation of the individual BGA unit from the array strip is then performed either by saw singulation or die punching, resulting in the configuration shown in FIG. 9I. Thus, the individual BGA package 120 is isolated from the strip.
FIGS. 10A to 10G show processing steps for manufacturing a ball grid array package 120 in accordance with another embodiment of the present invention. FIGS. 10A and 10B are similar to FIGS. 3A and 3B and therefore need not be further described herein. In FIG. 10C, however, the semiconductor die 124 is mounted in a flip-chip orientation on the substrate 122. The semiconductor die 124 is mounted to the substrate 122 by solder ball connections 138 between pads of the semiconductor die 124 with interconnect pads of the substrate 122, using known pick and place technique.
Next, the area under the semiconductor die 124 is filled with a thermosetting plastic compound, referred to generally as an underfill material 132. The underfill material 132 surrounds the solder ball connections 138 that connect the semiconductor die 124 and the interconnect pads of the substrate 122 (FIG. 10D).
FIGS. 10E to 10G are similar to FIGS. 3E to 3G and therefore need not be further described herein.
Alternative embodiments and variations are possible. For example, the packages described herein have been described as being polyimide and BT resin/glass epoxy printed circuit board substrates. However, other substrates may be used such as ceramic substrates and organic laminates. Also, the size and shape of many of the elements described and shown can vary. Still other embodiments and variations may occur to those skilled in the art. All such embodiments and variations are believed to be within the scope and sphere of the present invention.

Claims (8)

1. An integrated circuit package comprising: a substrate having a plurality of conductive traces; a plurality of balls disposed on a first surface of said substrate, such that said plurality of balls are electrically connected to said plurality of conductive traces; a semiconductor die mounted to said substrate, such that said semiconductor die is electrically connected to said plurality of conductive traces of said substrate; an overmold material encapsulating said semiconductor die and said balls on said substrate such that portions of said balls that are disposed farthest from said substrate are exposed at an exterior of said integrated circuit package; a ball grid array disposed on a second surface of said substrate and in electrical connection with said conductive traces; and a die adapter mounted on said semiconductor die and encapsulated in said overmold material.
2. The integrated circuit package according to claim 1, wherein said plurality of balls is attached to respective solder ball pads on said first surface of said substrate.
3. The integrated circuit package according to claim 1, wherein said bumps of said semiconductor die are electrically connected to said conductive traces by wire bonds.
4. The integrated circuit package according to claim 1, wherein said semiconductor die is fixed to said first surface of said substrate.
5. The integrated circuit package according to claim 1, wherein said plurality of balls circumscribe said semiconductor die.
6. The integrated circuit package according to claim 1, wherein said balls are deformed.
7. The integrated circuit package according to claim 1, wherein said plurality of balls is comprised of a plurality of solder balls.
8. The integrated circuit package according to claim 1, wherein the semiconductor die is mounted to said substrate via a plurality of solder ball connections.
US10/660,611 2003-09-12 2003-09-12 Ball grid array package and process for manufacturing same Active 2024-11-02 US7372151B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/660,611 US7372151B1 (en) 2003-09-12 2003-09-12 Ball grid array package and process for manufacturing same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/660,611 US7372151B1 (en) 2003-09-12 2003-09-12 Ball grid array package and process for manufacturing same

Publications (1)

Publication Number Publication Date
US7372151B1 true US7372151B1 (en) 2008-05-13

Family

ID=39361617

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/660,611 Active 2024-11-02 US7372151B1 (en) 2003-09-12 2003-09-12 Ball grid array package and process for manufacturing same

Country Status (1)

Country Link
US (1) US7372151B1 (en)

Cited By (210)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060278970A1 (en) * 2005-06-10 2006-12-14 Sharp Kabushiki Kaisha Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device
US20070148822A1 (en) * 2005-12-23 2007-06-28 Tessera, Inc. Microelectronic packages and methods therefor
US20070241446A1 (en) * 2002-11-08 2007-10-18 Amkor Technology, Inc. Two-sided wafer escape package
US20070273049A1 (en) * 2006-05-12 2007-11-29 Broadcom Corporation Interconnect structure and formation for package stacking of molded plastic area array package
US20070290376A1 (en) * 2006-06-20 2007-12-20 Broadcom Corporation Integrated circuit (IC) package stacking and IC packages formed by same
US20080020132A1 (en) * 2002-05-01 2008-01-24 Amkor Technology, Inc. Substrate having stiffener fabrication method
US20080258289A1 (en) * 2007-04-23 2008-10-23 Pendse Rajendra D Integrated circuit package system for package stacking
US20090194851A1 (en) * 2008-02-05 2009-08-06 Chi-Tsung Chiu Semiconductor device packages with electromagnetic interference shielding
US20090261470A1 (en) * 2006-11-30 2009-10-22 Advanced Semiconductor Engineering, Inc. Chip package
US7632753B1 (en) 2007-10-04 2009-12-15 Amkor Technology, Inc. Wafer level package utilizing laser-activated dielectric material
US20100000775A1 (en) * 2008-07-03 2010-01-07 Advanced Semiconductor Engineering, Inc. Circuit substrate and method of fabricating the same and chip package structure
US20100032815A1 (en) * 2008-08-08 2010-02-11 An Jaeseon Semiconductor device packages with electromagnetic interference shielding
US7671457B1 (en) 2002-05-01 2010-03-02 Amkor Technology, Inc. Semiconductor package including top-surface terminals for mounting another semiconductor package
US7692286B1 (en) 2002-11-08 2010-04-06 Amkor Technology, Inc. Two-sided fan-out wafer escape package
US20100127363A1 (en) * 2006-04-28 2010-05-27 Utac Thai Limited Very extremely thin semiconductor package
US7750250B1 (en) 2006-12-22 2010-07-06 Amkor Technology, Inc. Blind via capture pad structure
US7755164B1 (en) 2006-06-21 2010-07-13 Amkor Technology, Inc. Capacitor and resistor having anodic metal and anodic metal oxide structure
US7752752B1 (en) 2007-01-09 2010-07-13 Amkor Technology, Inc. Method of fabricating an embedded circuit pattern
US7777351B1 (en) 2007-10-01 2010-08-17 Amkor Technology, Inc. Thin stacked interposer package
US20100207258A1 (en) * 2009-02-19 2010-08-19 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US20100207259A1 (en) * 2008-02-05 2010-08-19 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US7790512B1 (en) 2007-11-06 2010-09-07 Utac Thai Limited Molded leadframe substrate semiconductor package
US7825520B1 (en) 2006-11-16 2010-11-02 Amkor Technology, Inc. Stacked redistribution layer (RDL) die assembly package
US7832097B1 (en) 2008-01-23 2010-11-16 Amkor Technology, Inc. Shielded trace structure and fabrication method
US7842541B1 (en) 2008-09-24 2010-11-30 Amkor Technology, Inc. Ultra thin package and fabrication method
US20100301469A1 (en) * 2009-05-27 2010-12-02 A Leam Choi Integrated circuit packaging system with interposer interconnections and method of manufacture thereof
US20100311208A1 (en) * 2008-05-22 2010-12-09 Utac Thai Limited Method and apparatus for no lead semiconductor package
US20100327432A1 (en) * 2006-09-26 2010-12-30 Utac Thai Limited Package with heat transfer
US20110002100A1 (en) * 2009-07-06 2011-01-06 Rockwell Automation Technologies, Inc. Overmolded electronics enclosure
US20110039371A1 (en) * 2008-09-04 2011-02-17 Utac Thai Limited Flip chip cavity package
US7898093B1 (en) 2006-11-02 2011-03-01 Amkor Technology, Inc. Exposed die overmolded flip chip package and fabrication method
US20110049704A1 (en) * 2009-08-31 2011-03-03 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with integrated heatsinks
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US7911037B1 (en) 2006-10-04 2011-03-22 Amkor Technology, Inc. Method and structure for creating embedded metal features
US7923645B1 (en) 2007-06-20 2011-04-12 Amkor Technology, Inc. Metal etch stop fabrication method and structure
US7932170B1 (en) 2008-06-23 2011-04-26 Amkor Technology, Inc. Flip chip bump structure and fabrication method
US20110117700A1 (en) * 2009-11-18 2011-05-19 Advanced Semiconductor Engineering, Inc. Stackable semiconductor device packages
US20110115066A1 (en) * 2009-11-19 2011-05-19 Seokbong Kim Semiconductor device packages with electromagnetic interference shielding
US20110115059A1 (en) * 2009-11-19 2011-05-19 Yuyong Lee Semiconductor Device Packages with Electromagnetic Interference Shielding
US20110121445A1 (en) * 2008-07-23 2011-05-26 Nec Corporation Semiconductor device and method for manufacturing the same
US7951697B1 (en) 2007-06-20 2011-05-31 Amkor Technology, Inc. Embedded die metal etch stop fabrication method and structure
US20110133319A1 (en) * 2009-12-04 2011-06-09 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US7958626B1 (en) 2007-10-25 2011-06-14 Amkor Technology, Inc. Embedded passive component network substrate fabrication method
US7960827B1 (en) 2009-04-09 2011-06-14 Amkor Technology, Inc. Thermal via heat spreader package and method
US20110147931A1 (en) * 2006-04-28 2011-06-23 Utac Thai Limited Lead frame land grid array with routing connector trace under unit
US20110149493A1 (en) * 2009-12-17 2011-06-23 Samsung Electronics Co., Ltd. Stacked semiconductor packages, methods of fabricating the same, and/or systems employing the same
US20110156251A1 (en) * 2009-12-31 2011-06-30 Chi-Chih Chu Semiconductor Package
US7977163B1 (en) 2005-12-08 2011-07-12 Amkor Technology, Inc. Embedded electronic component package fabrication method
US7989928B2 (en) 2008-02-05 2011-08-02 Advanced Semiconductor Engineering Inc. Semiconductor device packages with electromagnetic interference shielding
US20110198752A1 (en) * 2006-04-28 2011-08-18 Utac Thai Limited Lead frame ball grid array with traces under die
US8013437B1 (en) 2006-09-26 2011-09-06 Utac Thai Limited Package with heat transfer
US20110215458A1 (en) * 2010-03-04 2011-09-08 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Package-on-Package Structure Electrically Interconnected Through TSV in WLCSP
US8017436B1 (en) 2007-12-10 2011-09-13 Amkor Technology, Inc. Thin substrate fabrication method and structure
US8018068B1 (en) 2004-03-23 2011-09-13 Amkor Technology, Inc. Semiconductor package including a top-surface metal layer for implementing circuit features
US20110221051A1 (en) * 2010-03-11 2011-09-15 Utac Thai Limited Leadframe based multi terminal ic package
US8022511B2 (en) 2008-02-05 2011-09-20 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US20110233751A1 (en) * 2010-03-24 2011-09-29 Bae Johyun Integrated circuit packaging system with encapsulation and method of manufacture thereof
US20110232693A1 (en) * 2009-03-12 2011-09-29 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US8143101B2 (en) 2007-03-23 2012-03-27 Advanced Semiconductor Engineering, Inc. Semiconductor package and the method of making the same
US20120100669A1 (en) * 2010-10-25 2012-04-26 Samsung Electronics Co. Ltd. Method of manufacturing tmv package-on-package device
US8176628B1 (en) 2008-12-23 2012-05-15 Amkor Technology, Inc. Protruding post substrate package structure and method
US20120119354A1 (en) * 2010-11-11 2012-05-17 Taiwan Semiconductor Manufacturing Company, Ltd. Protecting Flip-Chip Package using Pre-Applied Fillet
US8212340B2 (en) 2009-07-13 2012-07-03 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US8222538B1 (en) 2009-06-12 2012-07-17 Amkor Technology, Inc. Stackable via package and method
US8278746B2 (en) 2010-04-02 2012-10-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages including connecting elements
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8300423B1 (en) 2010-05-25 2012-10-30 Amkor Technology, Inc. Stackable treated via package and method
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8323771B1 (en) 2007-08-15 2012-12-04 Amkor Technology, Inc. Straight conductor blind via capture pad structure and fabrication method
US8338229B1 (en) 2010-07-30 2012-12-25 Amkor Technology, Inc. Stackable plasma cleaned via package and method
US8337657B1 (en) 2010-10-27 2012-12-25 Amkor Technology, Inc. Mechanical tape separation package and method
US8341835B1 (en) 2002-05-01 2013-01-01 Amkor Technology, Inc. Buildup dielectric layer having metallization pattern semiconductor package fabrication method
US8378466B2 (en) 2009-11-19 2013-02-19 Advanced Semiconductor Engineering, Inc. Wafer-level semiconductor device packages with electromagnetic interference shielding
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US8404520B1 (en) 2011-10-17 2013-03-26 Invensas Corporation Package-on-package assembly with wire bond vias
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US20130119539A1 (en) * 2011-11-16 2013-05-16 Taiwan Semiconductor Manufacturing Company, Ltd. Package Structures and Methods for Forming the Same
US20130134588A1 (en) * 2011-11-30 2013-05-30 Taiwan Semiconductor Manufacturing Company, Ltd. Package-On-Package (PoP) Structure and Method
US8461694B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8460970B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8471154B1 (en) 2009-08-06 2013-06-25 Amkor Technology, Inc. Stackable variable height via package and method
US20130168856A1 (en) * 2011-12-28 2013-07-04 Taiwan Semiconductor Manufacturing Company, Ltd. Package on Package Devices and Methods of Packaging Semiconductor Dies
US8482134B1 (en) 2010-11-01 2013-07-09 Amkor Technology, Inc. Stackable package and method
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US20130200509A1 (en) * 2012-02-02 2013-08-08 Samsung Electronics Co., Ltd. Semiconductor package
US8525314B2 (en) 2004-11-03 2013-09-03 Tessera, Inc. Stacked packaging improvements
US8525318B1 (en) 2010-11-10 2013-09-03 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8536462B1 (en) 2010-01-22 2013-09-17 Amkor Technology, Inc. Flex circuit package and method
US8535961B1 (en) 2010-12-09 2013-09-17 Amkor Technology, Inc. Light emitting diode (LED) package and method
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US8557629B1 (en) 2010-12-03 2013-10-15 Amkor Technology, Inc. Semiconductor device having overlapped via apertures
US8569885B2 (en) 2010-10-29 2013-10-29 Advanced Semiconductor Engineering, Inc. Stacked semiconductor packages and related methods
US20130285220A1 (en) * 2012-04-27 2013-10-31 Christopher W. Argento Vertically packaged integrated circuit
US8588017B2 (en) 2010-10-20 2013-11-19 Samsung Electronics Co., Ltd. Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same
US8592958B2 (en) 2008-10-31 2013-11-26 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US8623753B1 (en) 2009-05-28 2014-01-07 Amkor Technology, Inc. Stackable protruding via package and method
US8624374B2 (en) 2010-04-02 2014-01-07 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
US8623706B2 (en) 2010-11-15 2014-01-07 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8633598B1 (en) 2011-09-20 2014-01-21 Amkor Technology, Inc. Underfill contacting stacking balls package fabrication method and structure
US8653674B1 (en) 2011-09-15 2014-02-18 Amkor Technology, Inc. Electronic component package fabrication method and structure
US8653634B2 (en) 2012-06-11 2014-02-18 Advanced Semiconductor Engineering, Inc. EMI-shielded semiconductor devices and methods of making
US20140103527A1 (en) * 2012-03-23 2014-04-17 Stats Chippac, Ltd. Semiconductor Device and Method of Forming a POP Device with Embedded Vertical Interconnect Units
US8704341B2 (en) 2012-05-15 2014-04-22 Advanced Semiconductor Engineering, Inc. Semiconductor packages with thermal dissipation structures and EMI shielding
US8717775B1 (en) 2010-08-02 2014-05-06 Amkor Technology, Inc. Fingerprint sensor package and method
US20140124949A1 (en) * 2012-11-06 2014-05-08 Jong Sik Paek Semiconductor device and method of manufacturing semiconductor device
US20140187103A1 (en) * 2012-12-28 2014-07-03 Taiwan Semiconductor Manufacturing Company, Ltd. System and Method for an Improved Fine Pitch Joint
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8823156B2 (en) 2010-02-10 2014-09-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages having stacking functionality and including interposer
US8826531B1 (en) 2005-04-05 2014-09-09 Amkor Technology, Inc. Method for making an integrated circuit substrate having laminated laser-embedded circuit layers
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
CN104103536A (en) * 2014-07-15 2014-10-15 南通富士通微电子股份有限公司 Package-on-package (POP) packaging method
US8871571B2 (en) 2010-04-02 2014-10-28 Utac Thai Limited Apparatus for and methods of attaching heat slugs to package tops
US8872318B2 (en) 2011-08-24 2014-10-28 Tessera, Inc. Through interposer wire bond using low CTE interposer with coarse slot apertures
US8872329B1 (en) 2009-01-09 2014-10-28 Amkor Technology, Inc. Extended landing pad substrate package structure and method
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US8884424B2 (en) 2010-01-13 2014-11-11 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US8890329B2 (en) 2011-04-26 2014-11-18 Amkor Technology, Inc. Semiconductor device
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
US9000590B2 (en) 2012-05-10 2015-04-07 Utac Thai Limited Protruding terminals with internal routing interconnections semiconductor device
US9006034B1 (en) 2012-06-11 2015-04-14 Utac Thai Limited Post-mold for semiconductor package having exposed traces
US9013011B1 (en) 2011-03-11 2015-04-21 Amkor Technology, Inc. Stacked and staggered die MEMS package and method
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US9029962B1 (en) 2011-10-12 2015-05-12 Amkor Technology, Inc. Molded cavity substrate MEMS package fabrication method and structure
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US20150155243A1 (en) * 2013-12-04 2015-06-04 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage Control in Package-on-Package Structures
US20150170989A1 (en) * 2013-12-16 2015-06-18 Hemanth K. Dhavaleswarapu Three-dimensional (3d) integrated heat spreader for multichip packages
US9070793B2 (en) 2010-08-02 2015-06-30 Advanced Semiconductor Engineering, Inc. Semiconductor device packages having electromagnetic interference shielding and related methods
US9082607B1 (en) 2006-12-14 2015-07-14 Utac Thai Limited Molded leadframe substrate semiconductor package
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9093435B2 (en) 2011-05-03 2015-07-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9105552B2 (en) 2011-10-31 2015-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package devices and methods of packaging semiconductor dies
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US9171790B2 (en) 2012-05-30 2015-10-27 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package devices and methods of packaging semiconductor dies
US9171792B2 (en) 2011-02-28 2015-10-27 Advanced Semiconductor Engineering, Inc. Semiconductor device packages having a side-by-side device arrangement and stacking functionality
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9224717B2 (en) 2011-05-03 2015-12-29 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9257333B2 (en) 2013-03-11 2016-02-09 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US9324681B2 (en) 2010-12-13 2016-04-26 Tessera, Inc. Pin attachment
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9349611B2 (en) 2010-03-22 2016-05-24 Advanced Semiconductor Engineering, Inc. Stackable semiconductor package and manufacturing method thereof
US9355940B1 (en) 2009-12-04 2016-05-31 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US9368398B2 (en) 2012-01-12 2016-06-14 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure and method of fabricating same
US9391043B2 (en) 2012-11-20 2016-07-12 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9401308B2 (en) 2013-03-12 2016-07-26 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging devices, methods of manufacture thereof, and packaging methods
US9406658B2 (en) 2010-12-17 2016-08-02 Advanced Semiconductor Engineering, Inc. Embedded component device and manufacturing methods thereof
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9437564B2 (en) 2013-07-09 2016-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure and method of fabricating same
US9449905B2 (en) 2012-05-10 2016-09-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9449900B2 (en) 2009-07-23 2016-09-20 UTAC Headquarters Pte. Ltd. Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US9543242B1 (en) 2013-01-29 2017-01-10 Amkor Technology, Inc. Semiconductor package and fabricating method thereof
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9589862B2 (en) 2013-03-11 2017-03-07 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US9601454B2 (en) 2013-02-01 2017-03-21 Invensas Corporation Method of forming a component having wire bonds and a stiffening layer
US9607921B2 (en) 2012-01-12 2017-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package interconnect structure
US20170110599A1 (en) * 2011-09-15 2017-04-20 STATS ChipPAC Pte. Ltd. Semiconductor Device and Method of Forming Semiconductor Die with Active Region Responsive to External Stimulus
US20170117214A1 (en) * 2009-01-05 2017-04-27 Amkor Technology, Inc. Semiconductor device with through-mold via
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US9691635B1 (en) 2002-05-01 2017-06-27 Amkor Technology, Inc. Buildup dielectric layer having metallization pattern semiconductor package fabrication method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US9691679B2 (en) 2012-02-24 2017-06-27 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9698028B2 (en) 2012-08-24 2017-07-04 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and method of manufacturing the same
US9704842B2 (en) 2013-11-04 2017-07-11 Amkor Technology, Inc. Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package
US9704747B2 (en) 2013-03-29 2017-07-11 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US9721872B1 (en) 2011-02-18 2017-08-01 Amkor Technology, Inc. Methods and structures for increasing the allowable die size in TMV packages
US9728527B2 (en) 2013-11-22 2017-08-08 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9748154B1 (en) 2010-11-04 2017-08-29 Amkor Technology, Inc. Wafer level fan out semiconductor device and manufacturing method thereof
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9761435B1 (en) 2006-12-14 2017-09-12 Utac Thai Limited Flip chip cavity package
US9805955B1 (en) 2015-11-10 2017-10-31 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9892962B2 (en) 2015-11-30 2018-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level chip scale package interconnects and methods of manufacture thereof
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US20180096950A1 (en) * 2016-10-04 2018-04-05 Skyworks Solutions, Inc. Radio-frequency device with dual-sided overmold structure
US9960328B2 (en) 2016-09-06 2018-05-01 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10008469B2 (en) 2015-04-30 2018-06-26 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US10008477B2 (en) 2013-09-16 2018-06-26 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US10015888B2 (en) 2013-02-15 2018-07-03 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect joint protective layer apparatus and method
US10026717B2 (en) 2013-11-22 2018-07-17 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
CN109309010A (en) * 2017-07-28 2019-02-05 意法半导体公司 Semiconductor packages with the separately molded lead frame and bare die coupled at soldered ball
US10242934B1 (en) 2014-05-07 2019-03-26 Utac Headquarters Pte Ltd. Semiconductor package with full plating on contact side surfaces and methods thereof
US10242953B1 (en) 2015-05-27 2019-03-26 Utac Headquarters PTE. Ltd Semiconductor package with plated metal shielding and a method thereof
US10276477B1 (en) 2016-05-20 2019-04-30 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple stacked leadframes and a method of manufacturing the same
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US20190311991A1 (en) * 2013-10-23 2019-10-10 Amkor Technology, Inc. Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects
US10460958B2 (en) 2013-08-07 2019-10-29 Invensas Corporation Method of manufacturing embedded packaging with preformed vias
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US10707150B2 (en) 2012-03-23 2020-07-07 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a fan-out PoP device with PWB vertical interconnect units
US10811277B2 (en) 2004-03-23 2020-10-20 Amkor Technology, Inc. Encapsulated semiconductor package
US11081370B2 (en) 2004-03-23 2021-08-03 Amkor Technology Singapore Holding Pte. Ltd. Methods of manufacturing an encapsulated semiconductor device
US11961805B2 (en) 2021-09-13 2024-04-16 Skyworks Solutions, Inc. Devices and methods related to dual-sided radio-frequency package with overmold structure

Citations (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4698662A (en) 1985-02-05 1987-10-06 Gould Inc. Multichip thin film module
JPH02278783A (en) 1989-04-19 1990-11-15 Nec Corp Semiconductor laser
US5172213A (en) 1991-05-23 1992-12-15 At&T Bell Laboratories Molded circuit package having heat dissipating post
US5311060A (en) 1989-12-19 1994-05-10 Lsi Logic Corporation Heat sink for semiconductor device assembly
US5329423A (en) 1993-04-13 1994-07-12 Scholz Kenneth D Compressive bump-and-socket interconnection scheme for integrated circuits
US5339216A (en) 1993-03-02 1994-08-16 National Semiconductor Corporation Device and method for reducing thermal cycling in a semiconductor package
US5435732A (en) 1991-08-12 1995-07-25 International Business Machines Corporation Flexible circuit member
US5444025A (en) 1991-10-23 1995-08-22 Fujitsu Limited Process for encapsulating a semiconductor package having a heat sink using a jig
US5493153A (en) 1992-11-26 1996-02-20 Tokyo Tungsten Co., Ltd. Plastic-packaged semiconductor device having a heat sink matched with a plastic package
US5609889A (en) 1995-05-26 1997-03-11 Hestia Technologies, Inc. Apparatus for encapsulating electronic packages
US5610442A (en) 1995-03-27 1997-03-11 Lsi Logic Corporation Semiconductor device package fabrication method and apparatus
US5639694A (en) 1994-10-07 1997-06-17 International Business Machines Corporation Method for making single layer leadframe having groundplane capability
US5650663A (en) 1995-07-03 1997-07-22 Olin Corporation Electronic package with improved thermal properties
JPH09232690A (en) 1996-02-27 1997-09-05 Victor Co Of Japan Ltd Semiconductor device
US5679978A (en) 1993-12-06 1997-10-21 Fujitsu Limited Semiconductor device having resin gate hole through substrate for resin encapsulation
US5705851A (en) 1995-06-28 1998-01-06 National Semiconductor Corporation Thermal ball lead integrated package
US5736785A (en) 1996-12-20 1998-04-07 Industrial Technology Research Institute Semiconductor package for improving the capability of spreading heat
US5773362A (en) 1996-06-20 1998-06-30 International Business Machines Corporation Method of manufacturing an integrated ULSI heatsink
US5877552A (en) 1997-06-23 1999-03-02 Industrial Technology Research Institute Semiconductor package for improving the capability of spreading heat and electrical function
US5898219A (en) 1997-04-02 1999-04-27 Intel Corporation Custom corner attach heat sink design for a plastic ball grid array integrated circuit package
US5977626A (en) 1998-08-12 1999-11-02 Industrial Technology Research Institute Thermally and electrically enhanced PBGA package
US5986885A (en) 1997-04-08 1999-11-16 Integrated Device Technology, Inc. Semiconductor package with internal heatsink and assembly method
US5985695A (en) 1996-04-24 1999-11-16 Amkor Technology, Inc. Method of making a molded flex circuit ball grid array
US6016013A (en) 1996-08-20 2000-01-18 Nec Corporation Semiconductor device mounting structure
US6037658A (en) 1997-10-07 2000-03-14 International Business Machines Corporation Electronic package with heat transfer means
US6075712A (en) 1999-01-08 2000-06-13 Intel Corporation Flip-chip having electrical contact pads on the backside of the chip
US6175161B1 (en) 1998-05-22 2001-01-16 Alpine Microsystems, Inc. System and method for packaging integrated circuits
US6181569B1 (en) 1999-06-07 2001-01-30 Kishore K. Chakravorty Low cost chip size package and method of fabricating the same
US6194250B1 (en) * 1998-09-14 2001-02-27 Motorola, Inc. Low-profile microelectronic package
US6236568B1 (en) 1999-03-20 2001-05-22 Siliconware Precision Industries, Co., Ltd. Heat-dissipating structure for integrated circuit package
US6251706B1 (en) 1996-12-31 2001-06-26 Intel Corporation Method for cooling the backside of a semiconductor device using an infrared transparent heat slug
US20010015492A1 (en) 1996-05-24 2001-08-23 Salman Akram Packaged die on pcb with heat sink encapsulant
DE10015962A1 (en) 2000-03-30 2001-10-18 Infineon Technologies Ag High temp. resistant solder connection enabling mechanically stable, elastically deformable connection of semiconducting body to cooling body
US6308938B1 (en) * 1997-09-26 2001-10-30 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device
US20020005578A1 (en) 1998-01-22 2002-01-17 Hironori Kodama Press contact type semiconductor device and converter using same
US20020006718A1 (en) 1998-02-05 2002-01-17 Distefano Thomas H. Compliant semiconductor chip package with fan-out leads and method of making same
US6388335B1 (en) 1999-12-14 2002-05-14 Atmel Corporation Integrated circuit package formed at a wafer level
US6414385B1 (en) 1999-11-08 2002-07-02 Siliconware Precisionindustries Co., Ltd. Quad flat non-lead package of semiconductor
US20020113308A1 (en) * 2001-02-22 2002-08-22 Siliconware Precision Industries Co. Ltd. Semiconductor package with heat dissipating structure
US6462405B1 (en) 2000-09-13 2002-10-08 Siliconware Precision Industries Co., Ltd. Semiconductor package
US20020180035A1 (en) 2001-06-04 2002-12-05 Siliconware Precision Industries Co., Ltd. Semiconductor package with heat sink
US20020185734A1 (en) 2000-12-22 2002-12-12 Zhao Sam Ziqun Die-up ball grid array package with printed circuit board attachable heat spreader
US20030034569A1 (en) 1997-04-24 2003-02-20 International Business Machines Corporation Electronic package and method of forming
US6525421B1 (en) 2001-05-01 2003-02-25 Lsi Logic Corporation Molded integrated circuit package
US20030075812A1 (en) 2001-10-19 2003-04-24 Acer Laboratories Inc. Package of semiconductor chip with array-type bonding pads
US6602737B2 (en) * 2001-04-18 2003-08-05 Siliconware Precision Industries Co., Ltd. Semiconductor package with heat-dissipating structure and method of making the same
US20030160309A1 (en) 2002-02-26 2003-08-28 St Assembly Test Services Pte Ltd Ground plane for exposed package
US6631078B2 (en) 2002-01-10 2003-10-07 International Business Machines Corporation Electronic package with thermally conductive standoff
US6656770B2 (en) 1998-03-31 2003-12-02 International Business Machines Corporation Thermal enhancement approach using solder compositions in the liquid state
US6707167B2 (en) * 2001-11-21 2004-03-16 Siliconware Precision Industries Co., Ltd. Semiconductor package with crack-preventing member
US6737755B1 (en) 2002-07-19 2004-05-18 Asat, Ltd. Ball grid array package with improved thermal characteristics
US6818980B1 (en) * 2003-05-07 2004-11-16 Asat Ltd. Stacked semiconductor package and method of manufacturing the same
US6882042B2 (en) * 2000-12-01 2005-04-19 Broadcom Corporation Thermally and electrically enhanced ball grid array packaging

Patent Citations (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4698662A (en) 1985-02-05 1987-10-06 Gould Inc. Multichip thin film module
JPH02278783A (en) 1989-04-19 1990-11-15 Nec Corp Semiconductor laser
US5311060A (en) 1989-12-19 1994-05-10 Lsi Logic Corporation Heat sink for semiconductor device assembly
US5172213A (en) 1991-05-23 1992-12-15 At&T Bell Laboratories Molded circuit package having heat dissipating post
US5435732A (en) 1991-08-12 1995-07-25 International Business Machines Corporation Flexible circuit member
US5444025A (en) 1991-10-23 1995-08-22 Fujitsu Limited Process for encapsulating a semiconductor package having a heat sink using a jig
US5493153A (en) 1992-11-26 1996-02-20 Tokyo Tungsten Co., Ltd. Plastic-packaged semiconductor device having a heat sink matched with a plastic package
US5339216A (en) 1993-03-02 1994-08-16 National Semiconductor Corporation Device and method for reducing thermal cycling in a semiconductor package
US5901043A (en) 1993-03-02 1999-05-04 National Semiconductor Corporation Device and method for reducing thermal cycling in a semiconductor package
US5329423A (en) 1993-04-13 1994-07-12 Scholz Kenneth D Compressive bump-and-socket interconnection scheme for integrated circuits
US5679978A (en) 1993-12-06 1997-10-21 Fujitsu Limited Semiconductor device having resin gate hole through substrate for resin encapsulation
US5639694A (en) 1994-10-07 1997-06-17 International Business Machines Corporation Method for making single layer leadframe having groundplane capability
US5610442A (en) 1995-03-27 1997-03-11 Lsi Logic Corporation Semiconductor device package fabrication method and apparatus
US5609889A (en) 1995-05-26 1997-03-11 Hestia Technologies, Inc. Apparatus for encapsulating electronic packages
US5705851A (en) 1995-06-28 1998-01-06 National Semiconductor Corporation Thermal ball lead integrated package
US5650663A (en) 1995-07-03 1997-07-22 Olin Corporation Electronic package with improved thermal properties
JPH09232690A (en) 1996-02-27 1997-09-05 Victor Co Of Japan Ltd Semiconductor device
US5985695A (en) 1996-04-24 1999-11-16 Amkor Technology, Inc. Method of making a molded flex circuit ball grid array
US20010015492A1 (en) 1996-05-24 2001-08-23 Salman Akram Packaged die on pcb with heat sink encapsulant
US5773362A (en) 1996-06-20 1998-06-30 International Business Machines Corporation Method of manufacturing an integrated ULSI heatsink
US6016013A (en) 1996-08-20 2000-01-18 Nec Corporation Semiconductor device mounting structure
US5736785A (en) 1996-12-20 1998-04-07 Industrial Technology Research Institute Semiconductor package for improving the capability of spreading heat
US6251706B1 (en) 1996-12-31 2001-06-26 Intel Corporation Method for cooling the backside of a semiconductor device using an infrared transparent heat slug
US5898219A (en) 1997-04-02 1999-04-27 Intel Corporation Custom corner attach heat sink design for a plastic ball grid array integrated circuit package
US5986885A (en) 1997-04-08 1999-11-16 Integrated Device Technology, Inc. Semiconductor package with internal heatsink and assembly method
US20030034569A1 (en) 1997-04-24 2003-02-20 International Business Machines Corporation Electronic package and method of forming
US5877552A (en) 1997-06-23 1999-03-02 Industrial Technology Research Institute Semiconductor package for improving the capability of spreading heat and electrical function
US6308938B1 (en) * 1997-09-26 2001-10-30 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device
US6037658A (en) 1997-10-07 2000-03-14 International Business Machines Corporation Electronic package with heat transfer means
US20020005578A1 (en) 1998-01-22 2002-01-17 Hironori Kodama Press contact type semiconductor device and converter using same
US20020006718A1 (en) 1998-02-05 2002-01-17 Distefano Thomas H. Compliant semiconductor chip package with fan-out leads and method of making same
US6656770B2 (en) 1998-03-31 2003-12-02 International Business Machines Corporation Thermal enhancement approach using solder compositions in the liquid state
US6175161B1 (en) 1998-05-22 2001-01-16 Alpine Microsystems, Inc. System and method for packaging integrated circuits
US5977626A (en) 1998-08-12 1999-11-02 Industrial Technology Research Institute Thermally and electrically enhanced PBGA package
US6194250B1 (en) * 1998-09-14 2001-02-27 Motorola, Inc. Low-profile microelectronic package
US6075712A (en) 1999-01-08 2000-06-13 Intel Corporation Flip-chip having electrical contact pads on the backside of the chip
US6236568B1 (en) 1999-03-20 2001-05-22 Siliconware Precision Industries, Co., Ltd. Heat-dissipating structure for integrated circuit package
US6323066B2 (en) 1999-03-20 2001-11-27 Siliconware Precision Industries Co., Ltd. Heat-dissipating structure for integrated circuit package
US6181569B1 (en) 1999-06-07 2001-01-30 Kishore K. Chakravorty Low cost chip size package and method of fabricating the same
US6414385B1 (en) 1999-11-08 2002-07-02 Siliconware Precisionindustries Co., Ltd. Quad flat non-lead package of semiconductor
US6388335B1 (en) 1999-12-14 2002-05-14 Atmel Corporation Integrated circuit package formed at a wafer level
DE10015962A1 (en) 2000-03-30 2001-10-18 Infineon Technologies Ag High temp. resistant solder connection enabling mechanically stable, elastically deformable connection of semiconducting body to cooling body
US6462405B1 (en) 2000-09-13 2002-10-08 Siliconware Precision Industries Co., Ltd. Semiconductor package
US6882042B2 (en) * 2000-12-01 2005-04-19 Broadcom Corporation Thermally and electrically enhanced ball grid array packaging
US20020185734A1 (en) 2000-12-22 2002-12-12 Zhao Sam Ziqun Die-up ball grid array package with printed circuit board attachable heat spreader
US20020113308A1 (en) * 2001-02-22 2002-08-22 Siliconware Precision Industries Co. Ltd. Semiconductor package with heat dissipating structure
US6602737B2 (en) * 2001-04-18 2003-08-05 Siliconware Precision Industries Co., Ltd. Semiconductor package with heat-dissipating structure and method of making the same
US6525421B1 (en) 2001-05-01 2003-02-25 Lsi Logic Corporation Molded integrated circuit package
US20020180035A1 (en) 2001-06-04 2002-12-05 Siliconware Precision Industries Co., Ltd. Semiconductor package with heat sink
US20030075812A1 (en) 2001-10-19 2003-04-24 Acer Laboratories Inc. Package of semiconductor chip with array-type bonding pads
US6707167B2 (en) * 2001-11-21 2004-03-16 Siliconware Precision Industries Co., Ltd. Semiconductor package with crack-preventing member
US6631078B2 (en) 2002-01-10 2003-10-07 International Business Machines Corporation Electronic package with thermally conductive standoff
US20030160309A1 (en) 2002-02-26 2003-08-28 St Assembly Test Services Pte Ltd Ground plane for exposed package
US6737755B1 (en) 2002-07-19 2004-05-18 Asat, Ltd. Ball grid array package with improved thermal characteristics
US6800948B1 (en) 2002-07-19 2004-10-05 Asat Ltd. Ball grid array package
US6818472B1 (en) 2002-07-19 2004-11-16 Asat Ltd. Ball grid array package
US6818980B1 (en) * 2003-05-07 2004-11-16 Asat Ltd. Stacked semiconductor package and method of manufacturing the same

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
U.S. Appl. 10/647,696, Mohan Kirloskar et al., "Improved Ball Grid Array Package and Process for Manufacturing Same", filed Aug. 25, 2003.
U.S. Appl. No. 10/323,657, Chun Ho Fan et al., "Process for Manufacturing Ball Grid Array Package", filed Dec. 20, 2002.
U.S. Appl. No. 10/643,961, Chun Ho Fan et al., "Improved Ball Grid Array Package and Process for Manufacturing Same", filed Aug. 20, 2003.

Cited By (451)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7671457B1 (en) 2002-05-01 2010-03-02 Amkor Technology, Inc. Semiconductor package including top-surface terminals for mounting another semiconductor package
US8341835B1 (en) 2002-05-01 2013-01-01 Amkor Technology, Inc. Buildup dielectric layer having metallization pattern semiconductor package fabrication method
US10461006B1 (en) 2002-05-01 2019-10-29 Amkor Technology, Inc. Encapsulated semiconductor package
US8110909B1 (en) 2002-05-01 2012-02-07 Amkor Technology, Inc. Semiconductor package including top-surface terminals for mounting another semiconductor package
US8322030B1 (en) * 2002-05-01 2012-12-04 Amkor Technology, Inc. Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns
US20080020132A1 (en) * 2002-05-01 2008-01-24 Amkor Technology, Inc. Substrate having stiffener fabrication method
US8316536B1 (en) 2002-05-01 2012-11-27 Amkor Technology, Inc. Multi-level circuit substrate fabrication method
US9691635B1 (en) 2002-05-01 2017-06-27 Amkor Technology, Inc. Buildup dielectric layer having metallization pattern semiconductor package fabrication method
US8026587B1 (en) 2002-05-01 2011-09-27 Amkor Technology, Inc. Semiconductor package including top-surface terminals for mounting another semiconductor package
US7670962B2 (en) 2002-05-01 2010-03-02 Amkor Technology, Inc. Substrate having stiffener fabrication method
US9812386B1 (en) 2002-05-01 2017-11-07 Amkor Technology, Inc. Encapsulated semiconductor package
US7692286B1 (en) 2002-11-08 2010-04-06 Amkor Technology, Inc. Two-sided fan-out wafer escape package
US8710649B1 (en) 2002-11-08 2014-04-29 Amkor Technology, Inc. Wafer level package and fabrication method
US8486764B1 (en) 2002-11-08 2013-07-16 Amkor Technology, Inc. Wafer level package and fabrication method
US8691632B1 (en) 2002-11-08 2014-04-08 Amkor Technology, Inc. Wafer level package and fabrication method
US8501543B1 (en) 2002-11-08 2013-08-06 Amkor Technology, Inc. Direct-write wafer level chip scale package
US7714431B1 (en) 2002-11-08 2010-05-11 Amkor Technology, Inc. Electronic component package comprising fan-out and fan-in traces
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US9871015B1 (en) 2002-11-08 2018-01-16 Amkor Technology, Inc. Wafer level package and fabrication method
US9406645B1 (en) 2002-11-08 2016-08-02 Amkor Technology, Inc. Wafer level package and fabrication method
US8952522B1 (en) 2002-11-08 2015-02-10 Amkor Technology, Inc. Wafer level package and fabrication method
US8188584B1 (en) 2002-11-08 2012-05-29 Amkor Technology, Inc. Direct-write wafer level chip scale package
US8298866B1 (en) 2002-11-08 2012-10-30 Amkor Technology, Inc. Wafer level package and fabrication method
US10665567B1 (en) 2002-11-08 2020-05-26 Amkor Technology, Inc. Wafer level package and fabrication method
US8119455B1 (en) 2002-11-08 2012-02-21 Amkor Technology, Inc. Wafer level package fabrication method
US9054117B1 (en) 2002-11-08 2015-06-09 Amkor Technology, Inc. Wafer level package and fabrication method
US7932595B1 (en) 2002-11-08 2011-04-26 Amkor Technology, Inc. Electronic component package comprising fan-out traces
US20070241446A1 (en) * 2002-11-08 2007-10-18 Amkor Technology, Inc. Two-sided wafer escape package
US8227338B1 (en) 2004-03-23 2012-07-24 Amkor Technology, Inc. Semiconductor package including a top-surface metal layer for implementing circuit features
US10811277B2 (en) 2004-03-23 2020-10-20 Amkor Technology, Inc. Encapsulated semiconductor package
US8018068B1 (en) 2004-03-23 2011-09-13 Amkor Technology, Inc. Semiconductor package including a top-surface metal layer for implementing circuit features
US11081370B2 (en) 2004-03-23 2021-08-03 Amkor Technology Singapore Holding Pte. Ltd. Methods of manufacturing an encapsulated semiconductor device
US11094560B1 (en) 2004-03-23 2021-08-17 Amkor Technology Singapore Holding Pte. Ltd. Encapsulated semiconductor package
US8531020B2 (en) 2004-11-03 2013-09-10 Tessera, Inc. Stacked packaging improvements
US8525314B2 (en) 2004-11-03 2013-09-03 Tessera, Inc. Stacked packaging improvements
US9570416B2 (en) 2004-11-03 2017-02-14 Tessera, Inc. Stacked packaging improvements
US9153562B2 (en) 2004-11-03 2015-10-06 Tessera, Inc. Stacked packaging improvements
US8927337B2 (en) 2004-11-03 2015-01-06 Tessera, Inc. Stacked packaging improvements
US8826531B1 (en) 2005-04-05 2014-09-09 Amkor Technology, Inc. Method for making an integrated circuit substrate having laminated laser-embedded circuit layers
US20060278970A1 (en) * 2005-06-10 2006-12-14 Sharp Kabushiki Kaisha Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device
US7723839B2 (en) * 2005-06-10 2010-05-25 Sharp Kabushiki Kaisha Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device
US7977163B1 (en) 2005-12-08 2011-07-12 Amkor Technology, Inc. Embedded electronic component package fabrication method
US8093697B2 (en) * 2005-12-23 2012-01-10 Tessera, Inc. Microelectronic packages and methods therefor
US20100232129A1 (en) * 2005-12-23 2010-09-16 Tessera, Inc. Microelectronic packages and methods therefor
US9218988B2 (en) 2005-12-23 2015-12-22 Tessera, Inc. Microelectronic packages and methods therefor
US8058101B2 (en) * 2005-12-23 2011-11-15 Tessera, Inc. Microelectronic packages and methods therefor
US20070148822A1 (en) * 2005-12-23 2007-06-28 Tessera, Inc. Microelectronic packages and methods therefor
US9984901B2 (en) * 2005-12-23 2018-05-29 Tessera, Inc. Method for making a microelectronic assembly having conductive elements
US20160056058A1 (en) * 2005-12-23 2016-02-25 Tessera, Inc. Microelectronic packages and methods therefor
US8728865B2 (en) 2005-12-23 2014-05-20 Tessera, Inc. Microelectronic packages and methods therefor
US8487451B2 (en) 2006-04-28 2013-07-16 Utac Thai Limited Lead frame land grid array with routing connector trace under unit
US8704381B2 (en) 2006-04-28 2014-04-22 Utac Thai Limited Very extremely thin semiconductor package
US8575762B2 (en) 2006-04-28 2013-11-05 Utac Thai Limited Very extremely thin semiconductor package
US8685794B2 (en) 2006-04-28 2014-04-01 Utac Thai Limited Lead frame land grid array with routing connector trace under unit
US8492906B2 (en) 2006-04-28 2013-07-23 Utac Thai Limited Lead frame ball grid array with traces under die
US8652879B2 (en) 2006-04-28 2014-02-18 Utac Thai Limited Lead frame ball grid array with traces under die
US20110198752A1 (en) * 2006-04-28 2011-08-18 Utac Thai Limited Lead frame ball grid array with traces under die
US20110147931A1 (en) * 2006-04-28 2011-06-23 Utac Thai Limited Lead frame land grid array with routing connector trace under unit
US8461694B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US9099317B2 (en) 2006-04-28 2015-08-04 Utac Thai Limited Method for forming lead frame land grid array
US8460970B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8310060B1 (en) 2006-04-28 2012-11-13 Utac Thai Limited Lead frame land grid array
US20100127363A1 (en) * 2006-04-28 2010-05-27 Utac Thai Limited Very extremely thin semiconductor package
US7714453B2 (en) * 2006-05-12 2010-05-11 Broadcom Corporation Interconnect structure and formation for package stacking of molded plastic area array package
US20070273049A1 (en) * 2006-05-12 2007-11-29 Broadcom Corporation Interconnect structure and formation for package stacking of molded plastic area array package
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US20070290376A1 (en) * 2006-06-20 2007-12-20 Broadcom Corporation Integrated circuit (IC) package stacking and IC packages formed by same
US8581381B2 (en) 2006-06-20 2013-11-12 Broadcom Corporation Integrated circuit (IC) package stacking and IC packages formed by same
US7755164B1 (en) 2006-06-21 2010-07-13 Amkor Technology, Inc. Capacitor and resistor having anodic metal and anodic metal oxide structure
US11848214B2 (en) 2006-08-01 2023-12-19 Amkor Technology Singapore Holding Pte. Ltd. Encapsulated semiconductor package
US8013437B1 (en) 2006-09-26 2011-09-06 Utac Thai Limited Package with heat transfer
US20100327432A1 (en) * 2006-09-26 2010-12-30 Utac Thai Limited Package with heat transfer
US8125077B2 (en) 2006-09-26 2012-02-28 Utac Thai Limited Package with heat transfer
US7911037B1 (en) 2006-10-04 2011-03-22 Amkor Technology, Inc. Method and structure for creating embedded metal features
US8368194B1 (en) 2006-11-02 2013-02-05 Amkor Technology, Inc. Exposed die overmolded flip chip package
US8476748B1 (en) 2006-11-02 2013-07-02 Amkor Technology, Inc. Exposed die overmolded flip chip package and fabrication method
US8207022B1 (en) 2006-11-02 2012-06-26 Amkor Technology, Inc. Exposed die overmolded flip chip package method
US8541260B1 (en) 2006-11-02 2013-09-24 Amkor Technology, Inc. Exposed die overmolded flip chip package and fabrication method
US7898093B1 (en) 2006-11-02 2011-03-01 Amkor Technology, Inc. Exposed die overmolded flip chip package and fabrication method
US8847372B1 (en) 2006-11-02 2014-09-30 Amkor Technology, Inc. Exposed die overmolded flip chip package and fabrication method
US8629546B1 (en) 2006-11-16 2014-01-14 Amkor Technology, Inc. Stacked redistribution layer (RDL) die assembly package
US7825520B1 (en) 2006-11-16 2010-11-02 Amkor Technology, Inc. Stacked redistribution layer (RDL) die assembly package
US8203203B1 (en) 2006-11-16 2012-06-19 Amkor Technology, Inc. Stacked redistribution layer (RDL) die assembly package
US8866280B2 (en) * 2006-11-30 2014-10-21 Advanced Semiconductor Engineering, Inc. Chip package
US20090261470A1 (en) * 2006-11-30 2009-10-22 Advanced Semiconductor Engineering, Inc. Chip package
US9082607B1 (en) 2006-12-14 2015-07-14 Utac Thai Limited Molded leadframe substrate semiconductor package
US9711343B1 (en) 2006-12-14 2017-07-18 Utac Thai Limited Molded leadframe substrate semiconductor package
US9099294B1 (en) 2006-12-14 2015-08-04 Utac Thai Limited Molded leadframe substrate semiconductor package
US9761435B1 (en) 2006-12-14 2017-09-12 Utac Thai Limited Flip chip cavity package
US9899208B2 (en) 2006-12-14 2018-02-20 Utac Thai Limited Molded leadframe substrate semiconductor package
US9093486B2 (en) 2006-12-14 2015-07-28 Utac Thai Limited Molded leadframe substrate semiconductor package
US9196470B1 (en) 2006-12-14 2015-11-24 Utac Thai Limited Molded leadframe substrate semiconductor package
US8671565B1 (en) 2006-12-22 2014-03-18 Amkor Technology, Inc. Blind via capture pad structure fabrication method
US7750250B1 (en) 2006-12-22 2010-07-06 Amkor Technology, Inc. Blind via capture pad structure
US7752752B1 (en) 2007-01-09 2010-07-13 Amkor Technology, Inc. Method of fabricating an embedded circuit pattern
US8143101B2 (en) 2007-03-23 2012-03-27 Advanced Semiconductor Engineering, Inc. Semiconductor package and the method of making the same
US20080258289A1 (en) * 2007-04-23 2008-10-23 Pendse Rajendra D Integrated circuit package system for package stacking
US8409920B2 (en) * 2007-04-23 2013-04-02 Stats Chippac Ltd. Integrated circuit package system for package stacking and method of manufacture therefor
US8383950B1 (en) 2007-06-20 2013-02-26 Amkor Technology, Inc. Metal etch stop fabrication method and structure
US7923645B1 (en) 2007-06-20 2011-04-12 Amkor Technology, Inc. Metal etch stop fabrication method and structure
US7951697B1 (en) 2007-06-20 2011-05-31 Amkor Technology, Inc. Embedded die metal etch stop fabrication method and structure
US8323771B1 (en) 2007-08-15 2012-12-04 Amkor Technology, Inc. Straight conductor blind via capture pad structure and fabrication method
US8319338B1 (en) 2007-10-01 2012-11-27 Amkor Technology, Inc. Thin stacked interposer package
US7777351B1 (en) 2007-10-01 2010-08-17 Amkor Technology, Inc. Thin stacked interposer package
US7632753B1 (en) 2007-10-04 2009-12-15 Amkor Technology, Inc. Wafer level package utilizing laser-activated dielectric material
US7958626B1 (en) 2007-10-25 2011-06-14 Amkor Technology, Inc. Embedded passive component network substrate fabrication method
US8338922B1 (en) 2007-11-06 2012-12-25 Utac Thai Limited Molded leadframe substrate semiconductor package
US7790512B1 (en) 2007-11-06 2010-09-07 Utac Thai Limited Molded leadframe substrate semiconductor package
US8017436B1 (en) 2007-12-10 2011-09-13 Amkor Technology, Inc. Thin substrate fabrication method and structure
US9060430B1 (en) 2008-01-23 2015-06-16 Amkor Technology, Inc. Shielded trace structure and fabrication method
US7832097B1 (en) 2008-01-23 2010-11-16 Amkor Technology, Inc. Shielded trace structure and fabrication method
US7989928B2 (en) 2008-02-05 2011-08-02 Advanced Semiconductor Engineering Inc. Semiconductor device packages with electromagnetic interference shielding
US8022511B2 (en) 2008-02-05 2011-09-20 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8212339B2 (en) 2008-02-05 2012-07-03 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8350367B2 (en) 2008-02-05 2013-01-08 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US20100207259A1 (en) * 2008-02-05 2010-08-19 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8653633B2 (en) 2008-02-05 2014-02-18 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US20090194851A1 (en) * 2008-02-05 2009-08-06 Chi-Tsung Chiu Semiconductor device packages with electromagnetic interference shielding
US8071426B2 (en) 2008-05-22 2011-12-06 Utac Thai Limited Method and apparatus for no lead semiconductor package
US8063470B1 (en) 2008-05-22 2011-11-22 Utac Thai Limited Method and apparatus for no lead semiconductor package
US20100311208A1 (en) * 2008-05-22 2010-12-09 Utac Thai Limited Method and apparatus for no lead semiconductor package
US7932170B1 (en) 2008-06-23 2011-04-26 Amkor Technology, Inc. Flip chip bump structure and fabrication method
US8704369B1 (en) 2008-06-23 2014-04-22 Amkor Technology, Inc. Flip chip bump structure and fabrication method
US8390116B1 (en) 2008-06-23 2013-03-05 Amkor Technology, Inc. Flip chip bump structure and fabrication method
US20100000775A1 (en) * 2008-07-03 2010-01-07 Advanced Semiconductor Engineering, Inc. Circuit substrate and method of fabricating the same and chip package structure
US8158888B2 (en) 2008-07-03 2012-04-17 Advanced Semiconductor Engineering, Inc. Circuit substrate and method of fabricating the same and chip package structure
US20110121445A1 (en) * 2008-07-23 2011-05-26 Nec Corporation Semiconductor device and method for manufacturing the same
US8304915B2 (en) * 2008-07-23 2012-11-06 Nec Corporation Semiconductor device and method for manufacturing the same
US20100032815A1 (en) * 2008-08-08 2010-02-11 An Jaeseon Semiconductor device packages with electromagnetic interference shielding
US8410584B2 (en) 2008-08-08 2013-04-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US9947605B2 (en) 2008-09-04 2018-04-17 UTAC Headquarters Pte. Ltd. Flip chip cavity package
US20110039371A1 (en) * 2008-09-04 2011-02-17 Utac Thai Limited Flip chip cavity package
US7842541B1 (en) 2008-09-24 2010-11-30 Amkor Technology, Inc. Ultra thin package and fabrication method
US8592958B2 (en) 2008-10-31 2013-11-26 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US8176628B1 (en) 2008-12-23 2012-05-15 Amkor Technology, Inc. Protruding post substrate package structure and method
US20170117214A1 (en) * 2009-01-05 2017-04-27 Amkor Technology, Inc. Semiconductor device with through-mold via
US10811341B2 (en) 2009-01-05 2020-10-20 Amkor Technology Singapore Holding Pte Ltd. Semiconductor device with through-mold via
US11869829B2 (en) 2009-01-05 2024-01-09 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor device with through-mold via
US9462704B1 (en) 2009-01-09 2016-10-04 Amkor Technology, Inc. Extended landing pad substrate package structure and method
US8872329B1 (en) 2009-01-09 2014-10-28 Amkor Technology, Inc. Extended landing pad substrate package structure and method
US8110902B2 (en) 2009-02-19 2012-02-07 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US20100207258A1 (en) * 2009-02-19 2010-08-19 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US8569877B2 (en) 2009-03-12 2013-10-29 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US8367476B2 (en) 2009-03-12 2013-02-05 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US8431443B2 (en) 2009-03-12 2013-04-30 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US20110232693A1 (en) * 2009-03-12 2011-09-29 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US7960827B1 (en) 2009-04-09 2011-06-14 Amkor Technology, Inc. Thermal via heat spreader package and method
US8080446B2 (en) * 2009-05-27 2011-12-20 Stats Chippac Ltd. Integrated circuit packaging system with interposer interconnections and method of manufacture thereof
US8558366B2 (en) 2009-05-27 2013-10-15 Stats Chippac Ltd. Integrated circuit packaging system with interposer interconnections and method of manufacture thereof
US20100301469A1 (en) * 2009-05-27 2010-12-02 A Leam Choi Integrated circuit packaging system with interposer interconnections and method of manufacture thereof
US8623753B1 (en) 2009-05-28 2014-01-07 Amkor Technology, Inc. Stackable protruding via package and method
US8704368B1 (en) 2009-06-12 2014-04-22 Amkor Technology, Inc. Stackable via package and method
US8222538B1 (en) 2009-06-12 2012-07-17 Amkor Technology, Inc. Stackable via package and method
US9012789B1 (en) 2009-06-12 2015-04-21 Amkor Technology, Inc. Stackable via package and method
US10206285B1 (en) 2009-06-12 2019-02-12 Amkor Technology, Inc. Stackable via package and method
US10548221B1 (en) 2009-06-12 2020-01-28 Amkor Technology, Inc. Stackable via package and method
US9730327B1 (en) 2009-06-12 2017-08-08 Amkor Technology, Inc. Stackable via package and method
US10034372B1 (en) 2009-06-12 2018-07-24 Amkor Technology, Inc. Stackable via package and method
US11089685B2 (en) 2009-06-12 2021-08-10 Amkor Technology Singapore Holding Pte. Ltd. Stackable via package and method
US11700692B2 (en) 2009-06-12 2023-07-11 Amkor Technology Singapore Holding Pte. Ltd. Stackable via package and method
US20110002100A1 (en) * 2009-07-06 2011-01-06 Rockwell Automation Technologies, Inc. Overmolded electronics enclosure
US8081466B2 (en) 2009-07-06 2011-12-20 Rockwell Automation Technologies, Inc. Overmolded electronics enclosure
US8212340B2 (en) 2009-07-13 2012-07-03 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US9449900B2 (en) 2009-07-23 2016-09-20 UTAC Headquarters Pte. Ltd. Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow
US10257942B1 (en) 2009-08-06 2019-04-09 Amkor Technology, Inc. Stackable variable height via package and method
US8471154B1 (en) 2009-08-06 2013-06-25 Amkor Technology, Inc. Stackable variable height via package and method
US20110049704A1 (en) * 2009-08-31 2011-03-03 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with integrated heatsinks
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8198131B2 (en) 2009-11-18 2012-06-12 Advanced Semiconductor Engineering, Inc. Stackable semiconductor device packages
US20110117700A1 (en) * 2009-11-18 2011-05-19 Advanced Semiconductor Engineering, Inc. Stackable semiconductor device packages
US8030750B2 (en) 2009-11-19 2011-10-04 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US20110115059A1 (en) * 2009-11-19 2011-05-19 Yuyong Lee Semiconductor Device Packages with Electromagnetic Interference Shielding
US8368185B2 (en) 2009-11-19 2013-02-05 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8378466B2 (en) 2009-11-19 2013-02-19 Advanced Semiconductor Engineering, Inc. Wafer-level semiconductor device packages with electromagnetic interference shielding
US20110115066A1 (en) * 2009-11-19 2011-05-19 Seokbong Kim Semiconductor device packages with electromagnetic interference shielding
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US8368189B2 (en) 2009-12-04 2013-02-05 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US9355940B1 (en) 2009-12-04 2016-05-31 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US20110133319A1 (en) * 2009-12-04 2011-06-09 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US10546833B2 (en) 2009-12-07 2020-01-28 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US20110149493A1 (en) * 2009-12-17 2011-06-23 Samsung Electronics Co., Ltd. Stacked semiconductor packages, methods of fabricating the same, and/or systems employing the same
US9042115B2 (en) 2009-12-17 2015-05-26 Samsung Electronics Co., Ltd. Stacked semiconductor packages
US10403606B2 (en) 2009-12-17 2019-09-03 Samsung Electronics Co., Ltd. Method of fabricating a semiconductor package
US8508954B2 (en) 2009-12-17 2013-08-13 Samsung Electronics Co., Ltd. Systems employing a stacked semiconductor package
US10593652B2 (en) 2009-12-17 2020-03-17 Samsung Electronics Co., Ltd. Stacked semiconductor packages
US9978721B2 (en) 2009-12-17 2018-05-22 Samsung Electronics Co., Ltd. Apparatus for stacked semiconductor packages and methods of fabricating the same
US20110156251A1 (en) * 2009-12-31 2011-06-30 Chi-Chih Chu Semiconductor Package
US8405212B2 (en) 2009-12-31 2013-03-26 Advanced Semiconductor Engineering, Inc. Semiconductor package
US9196597B2 (en) 2010-01-13 2015-11-24 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US8884424B2 (en) 2010-01-13 2014-11-11 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US8536462B1 (en) 2010-01-22 2013-09-17 Amkor Technology, Inc. Flex circuit package and method
US8823156B2 (en) 2010-02-10 2014-09-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages having stacking functionality and including interposer
US20110215458A1 (en) * 2010-03-04 2011-09-08 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Package-on-Package Structure Electrically Interconnected Through TSV in WLCSP
US9922955B2 (en) * 2010-03-04 2018-03-20 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming package-on-package structure electrically interconnected through TSV in WLCSP
US8722461B2 (en) 2010-03-11 2014-05-13 Utac Thai Limited Leadframe based multi terminal IC package
US8575732B2 (en) 2010-03-11 2013-11-05 Utac Thai Limited Leadframe based multi terminal IC package
US20110221051A1 (en) * 2010-03-11 2011-09-15 Utac Thai Limited Leadframe based multi terminal ic package
US9349611B2 (en) 2010-03-22 2016-05-24 Advanced Semiconductor Engineering, Inc. Stackable semiconductor package and manufacturing method thereof
US8643181B2 (en) * 2010-03-24 2014-02-04 Stats Chippac Ltd. Integrated circuit packaging system with encapsulation and method of manufacture thereof
US20110233751A1 (en) * 2010-03-24 2011-09-29 Bae Johyun Integrated circuit packaging system with encapsulation and method of manufacture thereof
US8871571B2 (en) 2010-04-02 2014-10-28 Utac Thai Limited Apparatus for and methods of attaching heat slugs to package tops
US8624374B2 (en) 2010-04-02 2014-01-07 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
US8278746B2 (en) 2010-04-02 2012-10-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages including connecting elements
US9324614B1 (en) 2010-04-06 2016-04-26 Amkor Technology, Inc. Through via nub reveal method and structure
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8300423B1 (en) 2010-05-25 2012-10-30 Amkor Technology, Inc. Stackable treated via package and method
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US9553076B2 (en) 2010-07-19 2017-01-24 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US9123664B2 (en) 2010-07-19 2015-09-01 Tessera, Inc. Stackable molded microelectronic packages
US8907466B2 (en) 2010-07-19 2014-12-09 Tessera, Inc. Stackable molded microelectronic packages
US10128216B2 (en) 2010-07-19 2018-11-13 Tessera, Inc. Stackable molded microelectronic packages
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US9570382B2 (en) 2010-07-19 2017-02-14 Tessera, Inc. Stackable molded microelectronic packages
US8338229B1 (en) 2010-07-30 2012-12-25 Amkor Technology, Inc. Stackable plasma cleaned via package and method
US8717775B1 (en) 2010-08-02 2014-05-06 Amkor Technology, Inc. Fingerprint sensor package and method
US9159672B1 (en) 2010-08-02 2015-10-13 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US9070793B2 (en) 2010-08-02 2015-06-30 Advanced Semiconductor Engineering, Inc. Semiconductor device packages having electromagnetic interference shielding and related methods
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8900995B1 (en) 2010-10-05 2014-12-02 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8588017B2 (en) 2010-10-20 2013-11-19 Samsung Electronics Co., Ltd. Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same
US20120100669A1 (en) * 2010-10-25 2012-04-26 Samsung Electronics Co. Ltd. Method of manufacturing tmv package-on-package device
US8337657B1 (en) 2010-10-27 2012-12-25 Amkor Technology, Inc. Mechanical tape separation package and method
US8753730B1 (en) 2010-10-27 2014-06-17 Amkor Technology, Inc. Mechanical tape separation package
US8569885B2 (en) 2010-10-29 2013-10-29 Advanced Semiconductor Engineering, Inc. Stacked semiconductor packages and related methods
US9496210B1 (en) 2010-11-01 2016-11-15 Amkor Technology, Inc. Stackable package and method
US8482134B1 (en) 2010-11-01 2013-07-09 Amkor Technology, Inc. Stackable package and method
US9748154B1 (en) 2010-11-04 2017-08-29 Amkor Technology, Inc. Wafer level fan out semiconductor device and manufacturing method thereof
US11855023B2 (en) 2010-11-04 2023-12-26 Amkor Technology Singapore Holding Pte. Ltd. Wafer level fan out semiconductor device and manufacturing method thereof
US10903181B2 (en) 2010-11-04 2021-01-26 Amkor Technology Singapore Holding Pte. Ltd. Wafer level fan out semiconductor device and manufacturing method thereof
US8525318B1 (en) 2010-11-10 2013-09-03 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US9064881B2 (en) * 2010-11-11 2015-06-23 Taiwan Semiconductor Manufacturing Company, Ltd. Protecting flip-chip package using pre-applied fillet
US20120119354A1 (en) * 2010-11-11 2012-05-17 Taiwan Semiconductor Manufacturing Company, Ltd. Protecting Flip-Chip Package using Pre-Applied Fillet
US9620414B2 (en) 2010-11-11 2017-04-11 Taiwan Semiconductor Manufacturing Company, Ltd. Protecting flip-chip package using pre-applied fillet
US8659164B2 (en) 2010-11-15 2014-02-25 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8957527B2 (en) 2010-11-15 2015-02-17 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8623706B2 (en) 2010-11-15 2014-01-07 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8637991B2 (en) 2010-11-15 2014-01-28 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US9837331B1 (en) 2010-12-03 2017-12-05 Amkor Technology, Inc. Semiconductor device having overlapped via apertures
US8557629B1 (en) 2010-12-03 2013-10-15 Amkor Technology, Inc. Semiconductor device having overlapped via apertures
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US9177932B1 (en) 2010-12-03 2015-11-03 Amkor Technology, Inc. Semiconductor device having overlapped via apertures
US8535961B1 (en) 2010-12-09 2013-09-17 Amkor Technology, Inc. Light emitting diode (LED) package and method
US9324681B2 (en) 2010-12-13 2016-04-26 Tessera, Inc. Pin attachment
US9406658B2 (en) 2010-12-17 2016-08-02 Advanced Semiconductor Engineering, Inc. Embedded component device and manufacturing methods thereof
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US9082833B1 (en) 2011-01-06 2015-07-14 Amkor Technology, Inc. Through via recessed reveal structure and method
US10347562B1 (en) 2011-02-18 2019-07-09 Amkor Technology, Inc. Methods and structures for increasing the allowable die size in TMV packages
US11488892B2 (en) 2011-02-18 2022-11-01 Amkor Technology Singapore Holding Pte. Ltd. Methods and structures for increasing the allowable die size in TMV packages
US9721872B1 (en) 2011-02-18 2017-08-01 Amkor Technology, Inc. Methods and structures for increasing the allowable die size in TMV packages
US9171792B2 (en) 2011-02-28 2015-10-27 Advanced Semiconductor Engineering, Inc. Semiconductor device packages having a side-by-side device arrangement and stacking functionality
US9013011B1 (en) 2011-03-11 2015-04-21 Amkor Technology, Inc. Stacked and staggered die MEMS package and method
US8890329B2 (en) 2011-04-26 2014-11-18 Amkor Technology, Inc. Semiconductor device
US10593643B2 (en) 2011-05-03 2020-03-17 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9691731B2 (en) 2011-05-03 2017-06-27 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9093435B2 (en) 2011-05-03 2015-07-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US10062661B2 (en) 2011-05-03 2018-08-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9224717B2 (en) 2011-05-03 2015-12-29 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US11424211B2 (en) 2011-05-03 2022-08-23 Tessera Llc Package-on-package assembly with wire bonds to encapsulation surface
US8872318B2 (en) 2011-08-24 2014-10-28 Tessera, Inc. Through interposer wire bond using low CTE interposer with coarse slot apertures
US10217873B2 (en) * 2011-09-15 2019-02-26 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming semiconductor die with active region responsive to external stimulus
US8941250B1 (en) 2011-09-15 2015-01-27 Amkor Technology, Inc. Electronic component package fabrication method and structure
US8653674B1 (en) 2011-09-15 2014-02-18 Amkor Technology, Inc. Electronic component package fabrication method and structure
US20170110599A1 (en) * 2011-09-15 2017-04-20 STATS ChipPAC Pte. Ltd. Semiconductor Device and Method of Forming Semiconductor Die with Active Region Responsive to External Stimulus
US8890337B1 (en) 2011-09-20 2014-11-18 Amkor Technology, Inc. Column and stacking balls package fabrication method and structure
US8633598B1 (en) 2011-09-20 2014-01-21 Amkor Technology, Inc. Underfill contacting stacking balls package fabrication method and structure
US9029962B1 (en) 2011-10-12 2015-05-12 Amkor Technology, Inc. Molded cavity substrate MEMS package fabrication method and structure
US11189595B2 (en) 2011-10-17 2021-11-30 Invensas Corporation Package-on-package assembly with wire bond vias
US9761558B2 (en) 2011-10-17 2017-09-12 Invensas Corporation Package-on-package assembly with wire bond vias
US9252122B2 (en) 2011-10-17 2016-02-02 Invensas Corporation Package-on-package assembly with wire bond vias
US8404520B1 (en) 2011-10-17 2013-03-26 Invensas Corporation Package-on-package assembly with wire bond vias
US10756049B2 (en) 2011-10-17 2020-08-25 Invensas Corporation Package-on-package assembly with wire bond vias
US11735563B2 (en) 2011-10-17 2023-08-22 Invensas Llc Package-on-package assembly with wire bond vias
US9041227B2 (en) 2011-10-17 2015-05-26 Invensas Corporation Package-on-package assembly with wire bond vias
US8836136B2 (en) 2011-10-17 2014-09-16 Invensas Corporation Package-on-package assembly with wire bond vias
US9105483B2 (en) 2011-10-17 2015-08-11 Invensas Corporation Package-on-package assembly with wire bond vias
USRE49045E1 (en) 2011-10-31 2022-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package devices and methods of packaging semiconductor dies
US9105552B2 (en) 2011-10-31 2015-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package devices and methods of packaging semiconductor dies
US9679836B2 (en) * 2011-11-16 2017-06-13 Taiwan Semiconductor Manufacturing Company, Ltd. Package structures and methods for forming the same
US11342253B2 (en) 2011-11-16 2022-05-24 Taiwan Semiconductor Manufacturing Company, Ltd. Package structures and methods for forming the same
US20220278031A1 (en) * 2011-11-16 2022-09-01 Taiwan Semiconductor Manufacturing Co., Ltd. Package Structures and Methods for Forming the Same
US20130119539A1 (en) * 2011-11-16 2013-05-16 Taiwan Semiconductor Manufacturing Company, Ltd. Package Structures and Methods for Forming the Same
US10510644B2 (en) 2011-11-16 2019-12-17 Taiwan Semiconductor Manufacturing Company, Ltd. Package structures and methods for forming the same
CN103117261A (en) * 2011-11-16 2013-05-22 台湾积体电路制造股份有限公司 Package structures and methods for forming the same
US11043458B2 (en) 2011-11-29 2021-06-22 Amkor Technology Singapore Holding Pte. Ltd. Method of manufacturing an electronic device comprising a conductive pad on a protruding-through electrode
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US10410967B1 (en) 2011-11-29 2019-09-10 Amkor Technology, Inc. Electronic device comprising a conductive pad on a protruding-through electrode
US8981572B1 (en) 2011-11-29 2015-03-17 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US9431323B1 (en) 2011-11-29 2016-08-30 Amkor Technology, Inc. Conductive pad on protruding through electrode
US9947623B1 (en) 2011-11-29 2018-04-17 Amkor Technology, Inc. Semiconductor device comprising a conductive pad on a protruding-through electrode
US9502394B2 (en) 2011-11-30 2016-11-22 Taiwan Semiconductor Manufacturing Company, Ltd. Package on-Package (PoP) structure including stud bulbs and method
US10510731B2 (en) 2011-11-30 2019-12-17 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package (PoP) structure including stud bulbs
US9812427B2 (en) 2011-11-30 2017-11-07 Taiwan Semiconductor Manufacturing Company, Ltd. Package on-package (PoP) structure including stud bulbs
US20130134588A1 (en) * 2011-11-30 2013-05-30 Taiwan Semiconductor Manufacturing Company, Ltd. Package-On-Package (PoP) Structure and Method
US10157893B2 (en) 2011-11-30 2018-12-18 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package (PoP) structure including stud bulbs
US8912651B2 (en) * 2011-11-30 2014-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package (PoP) structure including stud bulbs and method
US8823180B2 (en) * 2011-12-28 2014-09-02 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package devices and methods of packaging semiconductor dies
US20130168856A1 (en) * 2011-12-28 2013-07-04 Taiwan Semiconductor Manufacturing Company, Ltd. Package on Package Devices and Methods of Packaging Semiconductor Dies
US9368398B2 (en) 2012-01-12 2016-06-14 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure and method of fabricating same
US9768136B2 (en) 2012-01-12 2017-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure and method of fabricating same
US9607921B2 (en) 2012-01-12 2017-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package interconnect structure
US20130200509A1 (en) * 2012-02-02 2013-08-08 Samsung Electronics Co., Ltd. Semiconductor package
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9691679B2 (en) 2012-02-24 2017-06-27 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US10446479B2 (en) 2012-03-23 2019-10-15 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a PoP device with embedded vertical interconnect units
US20140103527A1 (en) * 2012-03-23 2014-04-17 Stats Chippac, Ltd. Semiconductor Device and Method of Forming a POP Device with Embedded Vertical Interconnect Units
US10707150B2 (en) 2012-03-23 2020-07-07 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a fan-out PoP device with PWB vertical interconnect units
US11024561B2 (en) 2012-03-23 2021-06-01 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a fan-out PoP device with PWB vertical interconnect units
US9842798B2 (en) * 2012-03-23 2017-12-12 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a PoP device with embedded vertical interconnect units
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US10014240B1 (en) 2012-03-29 2018-07-03 Amkor Technology, Inc. Embedded component package and fabrication method
US9484320B2 (en) * 2012-04-27 2016-11-01 Freescale Semiconductor, Inc. Vertically packaged integrated circuit
US20130285220A1 (en) * 2012-04-27 2013-10-31 Christopher W. Argento Vertically packaged integrated circuit
US9922914B2 (en) 2012-05-10 2018-03-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9922913B2 (en) 2012-05-10 2018-03-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9972563B2 (en) 2012-05-10 2018-05-15 UTAC Headquarters Pte. Ltd. Plated terminals with routing interconnections semiconductor device
US9029198B2 (en) 2012-05-10 2015-05-12 Utac Thai Limited Methods of manufacturing semiconductor devices including terminals with internal routing interconnections
US9449905B2 (en) 2012-05-10 2016-09-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9000590B2 (en) 2012-05-10 2015-04-07 Utac Thai Limited Protruding terminals with internal routing interconnections semiconductor device
US8704341B2 (en) 2012-05-15 2014-04-22 Advanced Semiconductor Engineering, Inc. Semiconductor packages with thermal dissipation structures and EMI shielding
US10510659B2 (en) 2012-05-22 2019-12-17 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9953914B2 (en) 2012-05-22 2018-04-24 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US10170412B2 (en) 2012-05-22 2019-01-01 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9171790B2 (en) 2012-05-30 2015-10-27 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package devices and methods of packaging semiconductor dies
US10020286B2 (en) 2012-05-30 2018-07-10 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package devices and methods of packaging semiconductor dies
US9006034B1 (en) 2012-06-11 2015-04-14 Utac Thai Limited Post-mold for semiconductor package having exposed traces
US9397031B2 (en) 2012-06-11 2016-07-19 Utac Thai Limited Post-mold for semiconductor package having exposed traces
US8653634B2 (en) 2012-06-11 2014-02-18 Advanced Semiconductor Engineering, Inc. EMI-shielded semiconductor devices and methods of making
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9917073B2 (en) 2012-07-31 2018-03-13 Invensas Corporation Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US10297582B2 (en) 2012-08-03 2019-05-21 Invensas Corporation BVA interposer
US9698028B2 (en) 2012-08-24 2017-07-04 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and method of manufacturing the same
US20140124949A1 (en) * 2012-11-06 2014-05-08 Jong Sik Paek Semiconductor device and method of manufacturing semiconductor device
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
US11527496B2 (en) 2012-11-20 2022-12-13 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor device comprising semiconductor die and interposer and manufacturing method thereof
US9391043B2 (en) 2012-11-20 2016-07-12 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US9728514B2 (en) 2012-11-20 2017-08-08 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US10679952B2 (en) 2012-11-20 2020-06-09 Amkor Technology, Inc. Semiconductor device having an encapsulated front side and interposer and manufacturing method thereof
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US9095074B2 (en) 2012-12-20 2015-07-28 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US9615456B2 (en) 2012-12-20 2017-04-04 Invensas Corporation Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface
US9263839B2 (en) * 2012-12-28 2016-02-16 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for an improved fine pitch joint
US10062659B2 (en) 2012-12-28 2018-08-28 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for an improved fine pitch joint
US20140187103A1 (en) * 2012-12-28 2014-07-03 Taiwan Semiconductor Manufacturing Company, Ltd. System and Method for an Improved Fine Pitch Joint
US9543242B1 (en) 2013-01-29 2017-01-10 Amkor Technology, Inc. Semiconductor package and fabricating method thereof
US9852976B2 (en) 2013-01-29 2017-12-26 Amkor Technology, Inc. Semiconductor package and fabricating method thereof
US9601454B2 (en) 2013-02-01 2017-03-21 Invensas Corporation Method of forming a component having wire bonds and a stiffening layer
US10015888B2 (en) 2013-02-15 2018-07-03 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect joint protective layer apparatus and method
US10714442B2 (en) 2013-03-11 2020-07-14 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US9589862B2 (en) 2013-03-11 2017-03-07 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US11043463B2 (en) 2013-03-11 2021-06-22 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US9935070B2 (en) 2013-03-11 2018-04-03 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US9257333B2 (en) 2013-03-11 2016-02-09 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US10262964B2 (en) 2013-03-11 2019-04-16 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US9401308B2 (en) 2013-03-12 2016-07-26 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging devices, methods of manufacture thereof, and packaging methods
US9673160B2 (en) 2013-03-12 2017-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging devices, methods of manufacture thereof, and packaging methods
US9704747B2 (en) 2013-03-29 2017-07-11 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US9437564B2 (en) 2013-07-09 2016-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure and method of fabricating same
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9633979B2 (en) 2013-07-15 2017-04-25 Invensas Corporation Microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US10460958B2 (en) 2013-08-07 2019-10-29 Invensas Corporation Method of manufacturing embedded packaging with preformed vias
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US10008477B2 (en) 2013-09-16 2018-06-26 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US20190311991A1 (en) * 2013-10-23 2019-10-10 Amkor Technology, Inc. Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects
US9704842B2 (en) 2013-11-04 2017-07-11 Amkor Technology, Inc. Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9893033B2 (en) 2013-11-12 2018-02-13 Invensas Corporation Off substrate kinking of bond wire
US10192816B2 (en) 2013-11-19 2019-01-29 Amkor Technology, Inc. Semiconductor package and fabricating method thereof
US10943858B2 (en) 2013-11-19 2021-03-09 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor package and fabricating method thereof
US11652038B2 (en) 2013-11-19 2023-05-16 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor package with front side and back side redistribution structures and fabricating method thereof
US9728527B2 (en) 2013-11-22 2017-08-08 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US10026717B2 (en) 2013-11-22 2018-07-17 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US10290613B2 (en) 2013-11-22 2019-05-14 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US10629567B2 (en) 2013-11-22 2020-04-21 Invensas Corporation Multiple plated via arrays of different wire heights on same substrate
US20190131254A1 (en) * 2013-12-04 2019-05-02 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage Control in Package-on-Package Structures
US20170084549A1 (en) * 2013-12-04 2017-03-23 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage Control in Package-on-Package Structures
CN104701269A (en) * 2013-12-04 2015-06-10 台湾积体电路制造股份有限公司 Warpage control in package-on-package structures
US20150155243A1 (en) * 2013-12-04 2015-06-04 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage Control in Package-on-Package Structures
US20180226363A1 (en) * 2013-12-04 2018-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage Control in Package-on-Package Structures
US10170434B2 (en) * 2013-12-04 2019-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage control in package-on-package structures
US9941221B2 (en) * 2013-12-04 2018-04-10 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage control in package-on-package structures
US10535616B2 (en) * 2013-12-04 2020-01-14 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage control in package-on-package structures
US9559064B2 (en) * 2013-12-04 2017-01-31 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage control in package-on-package structures
US20150170989A1 (en) * 2013-12-16 2015-06-18 Hemanth K. Dhavaleswarapu Three-dimensional (3d) integrated heat spreader for multichip packages
US11404338B2 (en) 2014-01-17 2022-08-02 Invensas Corporation Fine pitch bva using reconstituted wafer with area array accessible for testing
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US10529636B2 (en) 2014-01-17 2020-01-07 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9837330B2 (en) 2014-01-17 2017-12-05 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9812433B2 (en) 2014-03-31 2017-11-07 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9356006B2 (en) 2014-03-31 2016-05-31 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US10242934B1 (en) 2014-05-07 2019-03-26 Utac Headquarters Pte Ltd. Semiconductor package with full plating on contact side surfaces and methods thereof
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US10032647B2 (en) 2014-05-29 2018-07-24 Invensas Corporation Low CTE component with wire bond interconnects
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US10475726B2 (en) 2014-05-29 2019-11-12 Invensas Corporation Low CTE component with wire bond interconnects
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9947641B2 (en) 2014-05-30 2018-04-17 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
CN104103536A (en) * 2014-07-15 2014-10-15 南通富士通微电子股份有限公司 Package-on-package (POP) packaging method
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US10806036B2 (en) 2015-03-05 2020-10-13 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US10008469B2 (en) 2015-04-30 2018-06-26 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US10242953B1 (en) 2015-05-27 2019-03-26 Utac Headquarters PTE. Ltd Semiconductor package with plated metal shielding and a method thereof
US10269686B1 (en) 2015-05-27 2019-04-23 UTAC Headquarters PTE, LTD. Method of improving adhesion between molding compounds and an apparatus thereof
US11462483B2 (en) 2015-10-12 2022-10-04 Invensas Llc Wire bond wires for interference shielding
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US10115678B2 (en) 2015-10-12 2018-10-30 Invensas Corporation Wire bond wires for interference shielding
US10559537B2 (en) 2015-10-12 2020-02-11 Invensas Corporation Wire bond wires for interference shielding
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US10163658B2 (en) 2015-11-10 2018-12-25 UTAC Headquarters PTE, LTD. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10096490B2 (en) 2015-11-10 2018-10-09 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10325782B2 (en) 2015-11-10 2019-06-18 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10032645B1 (en) 2015-11-10 2018-07-24 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US9917038B1 (en) 2015-11-10 2018-03-13 Utac Headquarters Pte Ltd Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US9922843B1 (en) 2015-11-10 2018-03-20 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10734247B2 (en) 2015-11-10 2020-08-04 Utac Headquarters PTE. Ltd Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US9805955B1 (en) 2015-11-10 2017-10-31 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10043779B2 (en) 2015-11-17 2018-08-07 Invensas Corporation Packaged microelectronic device for a package-on-package device
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9892962B2 (en) 2015-11-30 2018-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level chip scale package interconnects and methods of manufacture thereof
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10325877B2 (en) 2015-12-30 2019-06-18 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10276477B1 (en) 2016-05-20 2019-04-30 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple stacked leadframes and a method of manufacturing the same
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US10658302B2 (en) 2016-07-29 2020-05-19 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US11942581B2 (en) 2016-09-06 2024-03-26 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor device with transmissive layer and manufacturing method thereof
US11437552B2 (en) 2016-09-06 2022-09-06 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor device with transmissive layer and manufacturing method thereof
US9960328B2 (en) 2016-09-06 2018-05-01 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US10784422B2 (en) 2016-09-06 2020-09-22 Amkor Technology, Inc. Semiconductor device with optically-transmissive layer and manufacturing method thereof
US10490716B2 (en) 2016-09-06 2019-11-26 Amkor Technology, Inc. Semiconductor device with optically-transmissive layer and manufacturing method thereof
US10607944B2 (en) 2016-10-04 2020-03-31 Skyworks Solutions, Inc. Dual-sided radio-frequency package with overmold structure
US20180096950A1 (en) * 2016-10-04 2018-04-05 Skyworks Solutions, Inc. Radio-frequency device with dual-sided overmold structure
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
CN109309010A (en) * 2017-07-28 2019-02-05 意法半导体公司 Semiconductor packages with the separately molded lead frame and bare die coupled at soldered ball
US11961805B2 (en) 2021-09-13 2024-04-16 Skyworks Solutions, Inc. Devices and methods related to dual-sided radio-frequency package with overmold structure
US11961791B2 (en) * 2022-05-18 2024-04-16 Taiwan Semiconductor Manufacturing Company, Ltd. Package structures and methods for forming the same

Similar Documents

Publication Publication Date Title
US7372151B1 (en) Ball grid array package and process for manufacturing same
US7439099B1 (en) Thin ball grid array package
US7315080B1 (en) Ball grid array package that includes a collapsible spacer for separating die adapter from a heat spreader
US6800948B1 (en) Ball grid array package
US6979594B1 (en) Process for manufacturing ball grid array package
US7342305B1 (en) Thermally enhanced cavity-down integrated circuit package
US6865084B2 (en) Thermally enhanced semiconductor package with EMI shielding
US5903052A (en) Structure for semiconductor package for improving the efficiency of spreading heat
TWI529878B (en) Hybrid thermal interface material for ic packages with integrated heat spreader
US5241133A (en) Leadless pad array chip carrier
US6818978B1 (en) Ball grid array package with shielding
US6964888B2 (en) Semiconductor device and method for fabricating the same
US6201302B1 (en) Semiconductor package having multi-dies
US6642610B2 (en) Wire bonding method and semiconductor package manufactured using the same
EP1374305B1 (en) Enhanced die-down ball grid array and method for making the same
US6818980B1 (en) Stacked semiconductor package and method of manufacturing the same
KR100698526B1 (en) Substrate having heat spreading layer and semiconductor package using the same
US20040164404A1 (en) Semiconductor package with heat dissipating structure
AU647864B2 (en) Leadless pad array chip carrier
US7361995B2 (en) Molded high density electronic packaging structure for high performance applications
US6819565B2 (en) Cavity-down ball grid array semiconductor package with heat spreader
US7173341B2 (en) High performance thermally enhanced package and method of fabricating the same
JP3148718B2 (en) Thermally and electrically enhanced semiconductor package
KR20040060124A (en) Flip-chip ceramic packaging method
JP2000058699A (en) Semiconductor device and its manufacture

Legal Events

Date Code Title Description
AS Assignment

Owner name: ASAT LTD., HONG KONG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FAN, CHUN HO;MCLELLAN, NEIL;TSANG, KWOK CHEUNG;REEL/FRAME:014288/0848;SIGNING DATES FROM 20030923 TO 20031008

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT,TEX

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - FIRST PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024599/0743

Effective date: 20100604

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT,TEX

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - SECOND PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024599/0827

Effective date: 20100604

Owner name: THE HONGKONG AND SHANGHAI BANKING CORPORATION LIMI

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - SECOND PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024611/0097

Effective date: 20100604

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, TE

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - FIRST PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024599/0743

Effective date: 20100604

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, TE

Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS - SECOND PRIORITY;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:024599/0827

Effective date: 20100604

AS Assignment

Owner name: UTAC HONG KONG LIMITED, HONG KONG

Free format text: CHANGE OF NAME;ASSIGNOR:ASAT LIMITED;REEL/FRAME:025217/0422

Effective date: 20100325

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

SULP Surcharge for late payment

Year of fee payment: 7

AS Assignment

Owner name: UTAC HEADQUARTERS PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:037880/0534

Effective date: 20150508

AS Assignment

Owner name: UTAC HEADQUARTERS PTE. LTD., SINGAPORE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ADD ANNEX INADVERTENTLY LEFT OUT ORIGINAL ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED AT REEL: 037880 FRAME: 0534. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:UTAC HONG KONG LIMITED;REEL/FRAME:039822/0591

Effective date: 20150508

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12