US7501329B2 - Wafer gettering using relaxed silicon germanium epitaxial proximity layers - Google Patents
Wafer gettering using relaxed silicon germanium epitaxial proximity layers Download PDFInfo
- Publication number
- US7501329B2 US7501329B2 US10/443,339 US44333903A US7501329B2 US 7501329 B2 US7501329 B2 US 7501329B2 US 44333903 A US44333903 A US 44333903A US 7501329 B2 US7501329 B2 US 7501329B2
- Authority
- US
- United States
- Prior art keywords
- silicon
- germanium
- region
- ions
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 229910000577 Silicon-germanium Inorganic materials 0.000 title claims abstract description 163
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 title claims abstract description 154
- 238000005247 gettering Methods 0.000 title claims abstract description 84
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 261
- 239000010703 silicon Substances 0.000 claims abstract description 261
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 230
- 229910052732 germanium Inorganic materials 0.000 claims abstract description 173
- -1 germanium ions Chemical class 0.000 claims abstract description 160
- 238000000034 method Methods 0.000 claims abstract description 121
- 239000000758 substrate Substances 0.000 claims abstract description 101
- 229910021419 crystalline silicon Inorganic materials 0.000 claims abstract description 63
- 230000008569 process Effects 0.000 claims abstract description 57
- 239000004065 semiconductor Substances 0.000 claims abstract description 46
- 239000012535 impurity Substances 0.000 claims abstract description 30
- 230000007547 defect Effects 0.000 claims abstract description 24
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 claims abstract description 16
- 239000007790 solid phase Substances 0.000 claims abstract description 15
- 239000007943 implant Substances 0.000 claims description 67
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 43
- 238000009792 diffusion process Methods 0.000 claims description 17
- 230000005465 channeling Effects 0.000 claims description 16
- 238000004519 manufacturing process Methods 0.000 claims description 11
- 238000000137 annealing Methods 0.000 claims description 10
- 150000002500 ions Chemical class 0.000 claims description 7
- 238000002360 preparation method Methods 0.000 claims description 6
- 239000010410 layer Substances 0.000 description 165
- 235000012431 wafers Nutrition 0.000 description 20
- 238000005468 ion implantation Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 230000008520 organization Effects 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 239000000356 contaminant Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000001556 precipitation Methods 0.000 description 2
- 238000000348 solid-phase epitaxy Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 238000001069 Raman spectroscopy Methods 0.000 description 1
- 229910006990 Si1-xGex Inorganic materials 0.000 description 1
- 229910007020 Si1−xGex Inorganic materials 0.000 description 1
- 238000002441 X-ray diffraction Methods 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02658—Pretreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/933—Germanium or silicon or Ge-Si on III-V
Definitions
- This disclosure relates generally to semiconductors, and more particularly, to wafer gettering by relaxed silicon germanium layers in close proximity to device layers.
- Unwanted crystalline defects and impurities can be introduced during crystal growth or subsequent wafer fabrication processes. These defect and impurities can degrade device characteristics and overall yield. Gettering has been described as a process for moving contaminants and/or defects in a semiconductor into its bulk and away from its top surface to create a denuded zone cleared from contaminants and/or defects. Preferably, devices are built in the denuded zone.
- extrinsic backside gettering was used to getter silicon wafers.
- Various extrinsic backside gettering processes involve damaging the backside of the wafer mechanically or by implanting argon, germanium, hydrogen or other implants, or providing a gettering layer on the backside of the wafer using a phophorosilicate glass or oxide backside layer, a polysilicon backside layer, and a silicon germanium (SiGe) backside epitaxial layer.
- “intrinsic” gettering was developed, which employed oxygen precipitation and “bulk microdefects” precipitated into the bulk of the wafer after the surface was “denuded” of oxygen.
- gettering processes depend on the diffusion of unwanted impurities over significant distances to the gettering sites.
- modem low temperature processes have small thermal budgets, and do not afford an opportunity for significant diffusion of dopants and/or unwanted impurities.
- This application discloses the use of relaxed silicon germanium as gettering sites in close proximity to device areas.
- Various embodiments use ultra high vacuum chemical vapor deposition (UHV CVD) epitaxial techniques to place a relaxed silicon germanium layer immediately under the device areas.
- Various embodiments use ion implantation and solid phase epitaxial (SPE) regrowth to form a relaxed silicon germanium layer immediately below a silicon layer within a silicon substrate.
- the ion implantation and SPE regrowth method is less costly and complex than the UHV CVD process.
- the relaxed silicon germanium generates defects by relaxation of the silicon germanium lattice strain and/or the injection of silicon interstitials when the germanium is substitutionally incorporated into the lattice. These defects serve to getter unwanted impurities.
- One aspect of this disclosure relates to a method for creating proximity gettering sites in a semiconductor wafer.
- a relaxed silicon germanium region is formed to be proximate to a device region on the semiconductor wafer.
- the relaxed silicon germanium region generates defects to getter impurities from the device region.
- One aspect of this disclosure relates to a method for forming a semiconductor structure.
- a relaxed silicon germanium gettering region is formed to be proximate to a device region.
- Subsequent semiconductor fabrication processes are performed, including processes to fabricate a semiconductor device in the device region. Defects generated by the relaxed silicon germanium gettering region getters unwanted impurities from the device region during the subsequent semiconductor fabrication processes.
- a proximity gettering region is formed to be proximate to a crystalline silicon region in a wafer.
- the proximity gettering region includes relaxed silicon germanium.
- a gate dielectric is formed over the crystalline silicon region, and a gate is formed over the gate dielectric.
- a first diffusion region and a second diffusion region are formed in the strained crystalline silicon region. The first and second diffusion regions are separated by a channel region formed in the crystalline silicon region between the gate and the proximity gettering region.
- the crystalline silicon region is sufficiently thin and is positioned on the silicon germanium such that a lattice mismatch strains the crystalline silicon region.
- the crystalline silicon region is sufficiently thick such that the crystalline silicon region is not strained. Aspects of this disclosure incorporate such transistors into memory cells and/or control circuitry of memory devices.
- FIG. 1 illustrates a semiconductor structure having an epitaxial silicon germanium (SiGe) proximity gettering region, according to various embodiments of the present invention.
- FIG. 2 illustrates a semiconductor structure having an epitaxial silicon germanium (SiGe) proximity gettering region, according to various embodiments of the present invention.
- FIGS. 3A-3C illustrate a method for forming an epitaxial silicon germanium (SiGe) proximity gettering layer by ion implantation, according to various embodiments of the present invention.
- FIG. 4 illustrates a doping profile for forming an epitaxial silicon germanium (SiGe) proximity gettering layer of FIG. 3C in which a single germanium implant process provides the silicon germanium layer, according to various embodiments of the present invention.
- SiGe silicon germanium
- FIG. 5 illustrates a doping profile for forming an epitaxial silicon germanium (SiGe) proximity gettering layer of FIG. 3C in which multiple germanium implants provide a graded germanium concentration, according to various embodiments of the present invention.
- FIG. 6 illustrates a doping profile for forming an epitaxial silicon germanium (SiGe) proximity gettering layer of FIG. 3C in which multiple germanium implants provide a graded germanium concentration, a first silicon implant reduces germanium ion channeling, and a second silicon implant further amorphizes the silicon layer, according to various embodiments of the present subject mater.
- SiGe silicon germanium
- FIGS. 7A-7B illustrate a transistor structure with a silicon layer on a relaxed (partially strained and fully strained) silicon germanium layer, including a silicon layer on a partially strained silicon germanium layer and a silicon layer on a relaxed silicon germanium layer having a graded germanium concentration, respectively, according to various embodiments of the present invention.
- FIG. 8 illustrates a method for forming a semiconductor structure with a proximity gettering region according to various embodiments of the present invention.
- FIG. 9 illustrates a method for forming a semiconductor structure with a proximity gettering region that is formed using an ultra high vacuum chemical vapor deposition (UHV CVD) process according to various embodiments of the present invention.
- UHV CVD ultra high vacuum chemical vapor deposition
- FIG. 10 illustrates a method for forming a semiconductor structure with a proximity gettering region that is formed using a process that includes implanting germanium ions into a silicon substrate and heat treating to perform a solid phase epitaxial (SPE) process according to various embodiments of the present invention.
- SPE solid phase epitaxial
- FIG. 11 illustrates a method for forming a device with a relaxed epitaxial silicon germanium (SiGe) proximity gettering layer according to various embodiments of the present invention.
- FIG. 12 illustrates a method for amorphizing the silicon layer and forming a silicon germanium layer beneath the silicon layer, according to various embodiments of the present invention.
- FIG. 13 illustrates a method for forming a silicon region containing germanium ions beneath a silicon layer, and amorphizing the silicon layer over the silicon region containing germanium ions, according to various embodiments of the present invention.
- FIG. 14 illustrates a method for forming a silicon region containing germanium ions beneath a silicon layer, and amorphizing the silicon layer over the silicon region containing germanium ions, according to various embodiments of the present invention.
- FIG. 15 illustrates a method for forming a silicon region containing germanium ions beneath a silicon layer, and amorphizing the silicon layer over the silicon region containing germanium ions, according to various embodiments of the present invention.
- FIG. 16 is a simplified block diagram of a high-level organization of various embodiments of a memory device according to various embodiments of the present invention.
- FIG. 17 is a simplified block diagram of a high-level organization of various embodiments of an electronic system according to the present invention.
- wafer and substrate are interchangeably used to refer generally to any structure on which integrated circuits are formed, and also to such structures during various stages of integrated circuit fabrication. Both terms include doped and undoped semiconductors, epitaxial layers of a semiconductor on a supporting semiconductor or insulating material, combinations of such layers, as well as other such structures that are known in the art.
- a relaxed silicon germanium region or layer is formed to be proximate to a device area such that defects generated by the relaxed silicon germanium getter impurities from the device area even with the small thermal budgets associated with modem low temperature processes.
- a UHV CVD process is used to epitaxially form a relaxed silicon germanium layer and a silicon layer on the relaxed silicon germanium layer such that the silicon germanium layer forms a proximity gettering site.
- germanium ions are implanted into a silicon substrate, and an SPE process is performed to regrow a crystalline silicon layer over a resulting silicon germanium layer in the substrate. The defects generated by relaxation of the silicon germanium lattice strain and/or the injection of silicon interstitials when the germanium is substitutionally incorporated into the lattice serves to getter unwanted impurities.
- FIG. 1 illustrates a semiconductor structure having an epitaxial silicon germanium (SiGe) proximity gettering region, according to various embodiments of the present invention.
- the illustrated structure 100 includes a semiconductor wafer, also referred to here as a substrate 101 .
- a proximity gettering region 102 is located near to the device region 103 such that unwanted impurities can travel a short distance from the device region 103 to the gettering region 102 , even with modem low temperature processes.
- the device region includes crystalline silicon.
- Semiconductor devices, such as transistors are fabricated in the crystalline silicon. Thus, it is desired to getter unwanted impurities from the device region.
- the illustrated proximate gettering region includes an epitaxial relaxed silicon germanium layer.
- the relaxed silicon germanium layer 102 functions as a proximity gettering region as it generates defects that getter impurities from the device region 103 .
- One of ordinary skill in the art will understand, upon reading and comprehending this disclosure, how to form the illustrated device
- FIG. 2 illustrates a semiconductor structure having an epitaxial silicon germanium (SiGe) proximity gettering region, according to various embodiments of the present invention.
- the illustrated structure 200 includes a semiconductor wafer, also referred to here as a substrate 201 .
- a number of proximity gettering regions 202 are located near to a number of device regions 203 such that unwanted impurities can travel a short distance from the device regions 203 to the gettering regions 202 , even with modem low temperature processes.
- the device region includes crystalline silicon, and semiconductor devices, such as transistors, are capable of being fabricated in the crystalline silicon.
- the relaxed silicon germanium regions 202 function as proximity gettering regions as it generates defects that getter impurities from the device regions 203 .
- One of ordinary skill in the art will understand, upon reading and comprehending this disclosure, how to form the illustrated device.
- FIGS. 3A-3C illustrate a method for forming an epitaxial silicon germanium (SiGe) proximity gettering layer by ion implantation, according to various embodiments of the present invention.
- germanium ions 304 are implanted into a silicon wafer 301 , such as a p-type wafer for an n-channel device, as represented in FIG. 3A .
- the dose of the germanium ion implant is approximately 10 20 /cm 2
- the energy of the germanium ion implant is greater than 200 KeV.
- the relatively high dose and energy of the germanium ion implant in the silicon substrate 301 results in a region of silicon that contains germanium ions, represented as 302 A, on the silicon substrate 301 and further results in an amorphized, or at least a partially amorphized, silicon layer 303 A at the surface.
- a silicon ion implant is used to further amorphize the silicon layer.
- the dose of this silicon ion implant to amorphize the silicon layer 303 A is approximately 10 15 /cm 2 and the energy of this silicon ion implant is greater than approximately 170 KeV.
- the ions can channel along the crystal directions of the substrate, such that the ions do not encounter nuclei and are slowed down mainly by electronic stopping. Channeling can be difficult to control, and can cause the ions to penetrate several times deeper than intended.
- the silicon substrate is amorphized using a silicon ion implant to prepare the substrate for the germanium ion implant.
- the dose of this silicon ion implant is approximately 10 15 /cm 2 and the energy of this silicon ion implant is greater than 170 KeV. Preparing the substrate using the silicon ion implant to amorphize the substrate results in better depth control during the germanium ion implant process.
- the structure 300 is heat treated, or annealed, such that the amorphized layers are regrown by a solid phase epitaxy (SPE) process.
- the SPE process involves heating the structures at temperatures within a range of approximately 550° C. to 700° C. for a time within a range from approximately one hour to approximately two hours.
- the resulting structure 300 is illustrated in FIG. 3C .
- the silicon region that contains germanium ions forms a silicon germanium (Si 1-x Ge x ) layer 302 B and the amorphous silicon layer regrows into a crystalline silicon layer 303 B over the silicon germanium layer 302 B.
- the crystalline silicon layer is approximately 20 nm thick.
- the present invention is not limited to a particular thickness.
- the thickness of the crystalline silicon layer is controlled by the energy of the implant.
- the devices are formed in the silicon layer on the silicon germanium gettering layer.
- thicker silicon wafers on the relaxed silicon germanium gettering layer are not strained, and thinner silicon wafers on the relaxed silicon germanium gettering layer are strained.
- ultra thin silicon layers having a thickness of approximately 2000 ⁇ or less are strained by the lattice mismatch with the relaxed silicon germanium gettering layer.
- the silicon layer has a thickness of approximately 1000 ⁇ or less.
- the silicon layer has a thickness within a range of approximately 300 ⁇ to approximately 1000 ⁇ .
- One area of interest for improving the speed and performance of semiconductor devices includes strained silicon technology, which has been shown to enhance carrier mobility in both n-channel and p-channel devices, and is being considered to improve the electron mobility and drift velocity in n-channel MOSFETs in CMOS technology.
- Thin layers of strained silicon are being considered for CMOS n-channel devices. Thinner layers of silicon are more tolerant of strain.
- One technique for producing strained silicon involves epitaxially growing the silicon and silicon germanium layers using an ultra-high vacuum chemical vapor deposition (UHV CVD) process, a costly and complex process, to form silicon layers on relaxed silicon germanium layers.
- UHV CVD ultra-high vacuum chemical vapor deposition
- a large mismatch in the cell structure causes a pseudo-morphic layer of silicon on relaxed silicon germanium to be under biaxial tensile strain.
- the biaxial strain modifies the band structure and enhances carrier transport in the silicon layer.
- the strain on the silicon layer depends of the lattice constant difference between silicon and silicon germanium.
- the lattice constant of silicon germanium is between the lattice constant of silicon (5.43095 ⁇ ) and the lattice constant of germanium (5.64613 ⁇ ), and depends on the percentage of germanium in the silicon germanium layer.
- the strained silicon layer improves the electron mobility in the n-channel transistors in CMOS technology.
- a pseudo-morphic layer of silicon on relaxed silicon germanium is under biaxial tensile strain, which modifies the band structure and enhances carrier transport.
- the subband splitting is large in strained silicon because of the strain-induced band splitting in addition to that provided by quantum confinement.
- the ground level splitting in a MOS inversion layer at 1 MV/cm transverse field is about 120 and 250 meV for unstrained and strained silicon, respectively.
- the increase in energy splitting reduces inter-valley scattering and enhances NMOSFET mobility, as demonstrated at low ( ⁇ 0.6 MV/cm) and higher (approximately 1 MV/cm) vertical fields.
- the scaled g m is also improved due to the reduced density of states and enhanced non-equilibrium transport.
- the germanium content can be graded in steps to form a fully relaxed silicon germanium buffer layer before a thin strained silicon channel layer is grown. X-ray diffraction analysis is used to quantify the germanium content and strain relaxation in the silicon germanium layer. The strain state of the silicon channel layer can be confirmed by Raman spectroscopy.
- the lattice mismatch of the silicon surface layer with the underlying silicon germanium layer 302 B causes the silicon layer 303 B to be strained.
- N-channel CMOS devices are fabricated in this strained silicon layer 303 B using conventional techniques, which are not described here for the sake of brevity.
- concentration (X) of germanium in the silicon is controlled by the dose and energy of the germanium ion implant process. Additionally, one of ordinary skill in the art will understand, upon reading and comprehending this disclosure, that the concentration (X) of germanium in the silicon can be graded by controlling the dose and energy of two or more germanium ion implant process.
- a benefit of grading germanium concentration involves forming a silicon germanium layer on a silicon substrate to have a relaxed silicon germanium surface upon which the crystalline silicon layer is regrown.
- FIG. 4 illustrates a doping profile for forming an epitaxial silicon germanium (SiGe) proximity gettering layer of FIG. 3C in which a single germanium implant process provides the silicon germanium layer, according to various embodiments of the present invention.
- the left side of the figure illustrates a silicon substrate 401
- the right side of the figure represents a germanium ion doping profile 405 .
- the profile 405 illustrates a single germanium ion implantation process step 406 , in which germanium ions are implanted at a desired dose and energy to form the silicon region containing germanium ions, represented at 302 A in FIG. 3B .
- FIG. 5 illustrates a doping profile for forming an epitaxial silicon germanium (SiGe) proximity gettering layer of FIG. 3C in which multiple germanium implants provide a graded germanium concentration, according to various embodiments of the present invention.
- the left side of the figure illustrates a silicon substrate 501
- the right side of the figure represents a germanium ion doping profile 505 .
- the profile 505 illustrates a first germanium ion implantation process step 507 in which germanium ions are implanted at a first desired dose and energy and a second germanium ion implantation step 508 in which germanium ions are implanted at a second desired dose and energy.
- germanium ion implant steps form the silicon region containing germanium ions, represented at 302 A in FIG. 3B .
- the concentration of the germanium in the silicon is graded.
- additional germanium ion implant steps can be performed to control the germanium concentration, and that a relaxed silicon germanium layer can be formed by appropriately grading the germanium ion content such that less germanium ions are implanted near the silicon substrate, and more and more germanium ions are implanted closer to the silicon layer.
- the resulting silicon germanium layer has a slight strain attributable to the lattice mismatch of the silicon germanium layer and the silicon substrate beneath the silicon germanium layer.
- Various embodiments include silicon germanium layer that have a relaxed surface and that have a slightly strained surface.
- FIG. 6 illustrates a doping profile for forming an epitaxial silicon germanium (SiGe) proximity gettering layer of FIG. 3C in which multiple germanium implants provide a graded germanium concentration, a first silicon implant reduces germanium ion channeling, and a second silicon implant further amorphizes the silicon layer, according to various embodiments of the present subject mater.
- the left side of the figure illustrates a silicon substrate 601 and the right side of the figure illustrates a doping profile 605 .
- the first silicon implant 610 prepares the silicon substrate 601 for the germanium ion implantion by amorphizing the substrate to a desired depth. Thus, undesirable channeling is reduced, and the depth of the germanium ion implants 607 and 608 can be more accurately controlled.
- the multiple germanium ion implant steps provide a graded germanium concentration, which results in a relaxed, or at least partially relaxed, silicon germanium surface upon which a crystalline silicon layer is regrown from an amorphized silicon layer located over the silicon region that contains germanium ions.
- the implantation of the germanium ions at least partially amorphizes the silicon layer.
- the second silicon implant 611 further amorphizes the silicon layer in preparation for regrowing the crystalline silicon layer.
- FIGS. 7A-7B illustrate a transistor structure with a silicon layer on a relaxed (partially strained and fully strained) silicon germanium layer, including a silicon layer on a partially strained silicon germanium layer and a silicon layer on a relaxed silicon germanium layer having a graded germanium concentration, respectively, according to various embodiments of the present invention.
- Both FIGS. 7A and 7B illustrate a transistor structure 712 such as may be formed on a p-type silicon substrate 701 .
- the transistor structure 712 may be formed on a n-type silicon substrate.
- a silicon germanium layer (Si 1-X Ge X ) 702 is positioned over the silicon substrate 701 , and a silicon layer 703 is positioned over the silicon germanium layer (Si 1-X Ge X ) layer.
- the formation of the silicon germanium (Si 1-X Ge X ) layer 702 and the silicon layer 703 has been described above.
- First and second diffusion regions 713 and 714 are formed by implanting n-type impurities.
- the illustrated structures show each diffusion region with an n-type area and an n+ type area. If the silicon substrate is an n-type substrate, the first and second diffusion regions are formed by implanting p-type impurities.
- the illustrated diffusion regions are formed in the silicon layer, and extend into the silicon germanium layer.
- the silicon layer 703 forms a channel region 715 which extends between the diffusion regions 713 and 714 .
- a gate dielectric 716 (such as a gate oxide), is formed over the channel region 715 , and a gate 717 is formed over the gate dielectric 716 to control electron current through the channel region 715 between the n-type diffusion regions 713 and 714 .
- the silicon germanium layer 702 in the structure illustrated in FIG. 7A is formed without grading the germanium ion content.
- the lattice mismatch of the silicon substrate 701 beneath the silicon germanium layer 702 causes the surface of the silicon germanium layer to be partially strained.
- the germanium ion content is graded to form the relaxed silicon germanium layer 702 in the structure illustrated in FIG. 7B .
- the germanium content increases further away from the silicon substrate. This grading of the germanium content reduces the effect that the lattice mismatch between the silicon substrate 701 and the silicon germanium layer 702 .
- the surface of the silicon germanium layer is relaxed, or at least partially relaxed.
- the silicon layer 703 is sufficiently thick such that it is not strained by a lattice mismatch between the silicon germanium 702 and the silicon layer 703 . In various embodiments, the silicon layer 703 is sufficiently thin to be strained by a lattice mismatch between the silicon germanium 702 and the silicon layer 703 . In various embodiments, the thin silicon layer is ultra thin. In various embodiments, the thin silicon layer has a thickness of approximately 2000 ⁇ or less. In various embodiments, the thin silicon layer has a thickness of approximately 1000 ⁇ or less. In various embodiments, the thin silicon layer has a thickness in a range of approximately 300 ⁇ to approximately 1000 ⁇ .
- FIG. 8 illustrates a method for forming a semiconductor structure with a proximity gettering region according to various embodiments of the present invention.
- a relaxed silicon germanium gettering region is formed to be proximate to a device region at 818 .
- subsequent semiconductor fabrication processes are performed. In various embodiments, these subsequent semiconductor processes include fabricating device(s) in the device region, as represented at 820 .
- the relaxed silicon germanium generates defects that function to getter impurities from the device region.
- the proximity of the gettering region to the device region allow the gettering region to remove unwanted impurities from the device region even in modem semiconductor fabrication processes that have small thermal budgets.
- FIG. 9 illustrates a method for forming a semiconductor structure with a proximity gettering region that is formed using an ultra high vacuum chemical vapor deposition (UHV CVD) process according to various embodiments of the present invention.
- UHV CVD ultra high vacuum chemical vapor deposition
- a UHV CVD process is performed to epitaxially form a relaxed silicon germanium gettering region. This generally corresponds to 818 previously shown in FIG. 8 .
- subsequent semiconductor fabrication processes are performed. This generally corresponds to 819 previously shown in FIG. 8 .
- FIG. 10 illustrates a method for forming a semiconductor structure with a proximity gettering region that is formed using a process that includes implanting germanium ions into a silicon substrate and heat treating to perform a solid phase epitaxial (SPE) process according to various embodiments of the present invention.
- a relaxed silicon germanium gettering region is formed to be proximate to a device region.
- forming the gettering region includes implanting germanium ions into a silicon substrate at 1021 , and heat treating the substrate to perform a solid phase epitaxial (SPE) process at 1022 . This was previously illustrated and described in FIGS. 3A-3C , and as such will not be described here for the sake of brevity.
- SPE solid phase epitaxial
- FIG. 11 illustrates a method for forming a device with a relaxed epitaxial silicon germanium (SiGe) proximity gettering layer according to various embodiments of the present invention.
- a relaxed silicon germanium gettering region is formed to be proximate to a device region.
- a silicon region containing germanium ions is formed beneath a silicon layer, and the silicon layer over the silicon region containing germanium ions is amorphized, as represented at 1123 .
- germanium ions are implanted into a p-type silicon substrate with a desired dose and energy to form the silicon region containing germanium ions.
- Various embodiments implant germanium ions into an n-type silicon substrate.
- the implantation of the germanium ions also amorphizes, or at least partially amorphizes, the silicon layer over the silicon region containing germanium ions.
- This silicon layer serves as a device region. Thus, it is desired to remove unwanted impurities from the silicon layer.
- a solid phase epitaxy (SPE) growth process is performed to form a crystalline silicon layer over a silicon germanium region. Defects generated by the relaxed silicon germanium proximity layer getter impurities from the crystalline silicon layer.
- the crystalline silicon layer is sufficiently thin such that the lattice mismatch between the crystalline silicon layer and the silicon germanium causes the crystalline silicon layer to be strained.
- a device is formed using the silicon layer. In various embodiments, the silicon layer is strained such that the device incorporates strained silicon that enhances mobility.
- FIG. 12 illustrates a method for amorphizing the silicon layer and forming a silicon germanium layer beneath the silicon layer, according to various embodiments of the present invention.
- the illustrated method is represented generally at 1223 , which generally corresponds to 1123 in FIG. 11 .
- a first germanium ion implant is performed with a first desired dose and energy.
- a second germanium ion implant is performed with a second desired dose and energy. Additional germanium implants can be performed according to various embodiments.
- the figure illustrates, at 1229 , an Nth germanium ion implant performed with an Nth desired does and energy.
- the illustrated method is useful to create a silicon region with a graded concentration of germanium ions, such that upon annealing, a resulting silicon germanium layer has a desired graded germanium concentration.
- FIG. 13 illustrates a method for forming a silicon region containing germanium ions beneath a silicon layer, and amorphizing the silicon layer over the silicon region containing germanium ions, according to various embodiments of the present invention.
- the illustrated method is represented generally at 1323 , which generally corresponds to 1123 in FIG. 11 .
- a germanium ion implant is performed with a desired dose and energy to form a silicon region containing germanium ions within a silicon substrate. This germanium ion implant partially amorphizes the silicon layer positioned over the silicon region containing germanium ions.
- a silicon ion implant is performed with a desired dose and energy to further amorphize the silicon layer in preparation for the SPE growth process, illustrated at 1125 in FIG. 11 .
- FIG. 14 illustrates a method for forming a silicon region containing germanium ions beneath a silicon layer, and amorphizing the silicon layer over the silicon region containing germanium ions, according to various embodiments of the present invention.
- the illustrated method is represented generally at 1423 , which generally corresponds to 1123 in FIG. 11 .
- a silicon ion implant is performed with a desired dose and energy to prepare the silicon substrate for germanium ion implantation.
- the silicon ion implant amorphizes the silicon substrate to a desired depth to reduce channeling of the germanium ions.
- a germanium ion implant is performed with a desired dose and energy to form a silicon region containing germanium ions within the amorphized silicon substrate. Reducing the unpredictable channeling by amorphizing the substrate permits better control of the depth of the germanium ion implant.
- FIG. 15 illustrates a method for forming a silicon region containing germanium ions beneath a silicon layer, and amorphizing the silicon layer over the silicon region containing germanium ions, according to various embodiments of the present invention.
- the illustrated method is represented generally at 1523 , which generally corresponds to 1123 in FIG. 11 .
- a first silicon ion implant is performed with a desired dose and energy to prepare the silicon substrate for germanium ion implantation.
- the silicon ion implant amorphizes the silicon substrate to a desired depth to reduce channeling of the germanium ions.
- a number of germanium ion implant steps are performed to create a silicon region with a graded concentration of germanium ions in the amorphized silicon substrate, such that upon annealing, a resulting silicon germanium layer has a desired graded germanium concentration.
- the first silicon implant reduces the unpredictable channeling and permits better control of the depth of the germanium ion implants
- These germanium ion implant steps at least partially amorphize the silicon layer positioned over the silicon region containing germanium ions.
- a second silicon ion implant is performed with a desired dose and energy to further amorphize the silicon layer in preparation for the SPE growth process, illustrated at 1125 in FIG. 11 .
- FIG. 16 is a simplified block diagram of a high-level organization of various embodiments of a memory device according to various embodiments of the present invention.
- the illustrated memory device 1668 includes a memory array 1670 and read/write control circuitry 1672 to perform operations on the memory array via communication line(s) 1674 .
- the illustrated memory device 1668 may be a memory card or a memory module such as a single inline memory module (SIMM) and dual inline memory module (DIMM).
- SIMM single inline memory module
- DIMM dual inline memory module
- the memory array 1670 includes a number of memory cells 1678 .
- the memory cells in the array are arranged in rows and columns.
- word lines 1680 connect the memory cells in the rows
- bit lines 1682 connect the memory cells in the columns.
- the read/write control circuitry 1672 includes word line select circuitry 1674 , which functions to select a desired row.
- the read/write control circuitry 1672 further includes bit line select circuitry 1676 , which functions to select a desired column.
- FIG. 17 is a simplified block diagram of a high-level organization of various embodiments of an electronic system according to the present invention.
- the system 1784 is a computer system, a process control system or other system that employs a processor and associated memory.
- the electronic system 1784 has functional elements, including a processor or arithmetic/logic unit (ALU) 1785 , a control unit 1786 , a memory device unit 1787 (such as illustrated in FIG. 14 ) and an input/output (I/O) device 1788 .
- ALU arithmetic/logic unit
- control unit 1786 such as illustrated in FIG. 14
- I/O input/output
- Generally such an electronic system 1784 will have a native set of instructions that specify operations to be performed on data by the processor 1785 and other interactions between the processor 1785 , the memory device unit 1787 and the I/O devices 1788 .
- the control unit 1786 coordinates all operations of the processor 1785 , the memory device 1787 and the I/O devices 1788 by continuously cycling through a set of operations that cause instructions to be fetched from the memory device 1787 and executed.
- the memory device 1787 includes, but is not limited to, random access memory (RAM) devices, read-only memory (ROM) devices, and peripheral devices such as a floppy disk drive and a compact disk CD-ROM drive.
- RAM random access memory
- ROM read-only memory
- peripheral devices such as a floppy disk drive and a compact disk CD-ROM drive.
- any of the illustrated electrical components are capable of being fabricated to include the silicon germanium proximity gettering region in accordance with various embodiments of the present invention.
- the illustration of the system 1784 is intended to provide a general understanding of one application for the structure and circuitry, and is not intended to serve as a complete description of all the elements and features of an electronic system using proximity gettering regions according to the various embodiments of the present invention.
- an electronic system can be fabricated in single-package processing units, or even on a single semiconductor chip, in order to reduce the communication time between the processor and the memory device.
- Applications containing a gettering region as described in this disclosure include electronic systems for use in memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. Such circuitry can further be a subcomponent of a variety of electronic systems.
- Various embodiments disclosed herein provide methods to getter silicon wafers using a relaxed silicon germanium epitaxial layer immediately under the device areas.
- the relaxed silicon germanium epitaxial layer are formed by implantation and solid phase epitaxial regrowth.
- the relaxed silicon germanium layers are formed by UHV CVD epitaxial techniques. The relaxation of the silicon germanium lattice strain and/or the injection of silicon interstitials when the germanium is substitutionally incorporated into the lattice to generate defects. These defects serve to getter unwanted impurities from the device areas.
Abstract
Description
Claims (27)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/443,339 US7501329B2 (en) | 2003-05-21 | 2003-05-21 | Wafer gettering using relaxed silicon germanium epitaxial proximity layers |
US11/460,398 US20060258123A1 (en) | 2003-05-21 | 2006-07-27 | Wafer gettering using relaxed silicon germanium epitaxial proximity layers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/443,339 US7501329B2 (en) | 2003-05-21 | 2003-05-21 | Wafer gettering using relaxed silicon germanium epitaxial proximity layers |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/460,398 Continuation US20060258123A1 (en) | 2003-05-21 | 2006-07-27 | Wafer gettering using relaxed silicon germanium epitaxial proximity layers |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040232422A1 US20040232422A1 (en) | 2004-11-25 |
US7501329B2 true US7501329B2 (en) | 2009-03-10 |
Family
ID=33450386
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/443,339 Expired - Fee Related US7501329B2 (en) | 2003-05-21 | 2003-05-21 | Wafer gettering using relaxed silicon germanium epitaxial proximity layers |
US11/460,398 Abandoned US20060258123A1 (en) | 2003-05-21 | 2006-07-27 | Wafer gettering using relaxed silicon germanium epitaxial proximity layers |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/460,398 Abandoned US20060258123A1 (en) | 2003-05-21 | 2006-07-27 | Wafer gettering using relaxed silicon germanium epitaxial proximity layers |
Country Status (1)
Country | Link |
---|---|
US (2) | US7501329B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060258063A1 (en) * | 2003-05-21 | 2006-11-16 | Micron Technology, Inc. | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers |
US20090256243A1 (en) * | 2002-03-25 | 2009-10-15 | Micron Technology, Inc. | Low k interconnect dielectric using surface transformation |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6921743B2 (en) * | 2001-04-02 | 2005-07-26 | The Procter & Gamble Company | Automatic dishwashing compositions containing a halogen dioxide salt and methods for use with electrochemical cells and/or electrolytic devices |
EP1441445B1 (en) * | 2003-01-24 | 2006-11-29 | STMicroelectronics S.r.l. | A pipeline analog-to-digital converter with correction of inter-stage gain errors |
US7198974B2 (en) * | 2003-03-05 | 2007-04-03 | Micron Technology, Inc. | Micro-mechanically strained semiconductor film |
US7041575B2 (en) * | 2003-04-29 | 2006-05-09 | Micron Technology, Inc. | Localized strained semiconductor on insulator |
US7220656B2 (en) * | 2003-04-29 | 2007-05-22 | Micron Technology, Inc. | Strained semiconductor by wafer bonding with misorientation |
US6987037B2 (en) * | 2003-05-07 | 2006-01-17 | Micron Technology, Inc. | Strained Si/SiGe structures by ion implantation |
US7115480B2 (en) * | 2003-05-07 | 2006-10-03 | Micron Technology, Inc. | Micromechanical strained semiconductor by wafer bonding |
US7273788B2 (en) * | 2003-05-21 | 2007-09-25 | Micron Technology, Inc. | Ultra-thin semiconductors bonded on glass substrates |
US7429749B2 (en) * | 2003-06-04 | 2008-09-30 | Lsi Corporation | Strained-silicon for CMOS device using amorphous silicon deposition or silicon epitaxial growth |
US6929984B2 (en) | 2003-07-21 | 2005-08-16 | Micron Technology Inc. | Gettering using voids formed by surface transformation |
US7439158B2 (en) | 2003-07-21 | 2008-10-21 | Micron Technology, Inc. | Strained semiconductor by full wafer bonding |
US7045836B2 (en) * | 2003-07-31 | 2006-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having a strained region and a method of fabricating same |
US7495267B2 (en) * | 2003-09-08 | 2009-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure having a strained region and a method of fabricating same |
US7005333B2 (en) * | 2003-12-30 | 2006-02-28 | Infineon Technologies Ag | Transistor with silicon and carbon layer in the channel region |
US7002224B2 (en) * | 2004-02-03 | 2006-02-21 | Infineon Technologies Ag | Transistor with doped gate dielectric |
US7094671B2 (en) * | 2004-03-22 | 2006-08-22 | Infineon Technologies Ag | Transistor with shallow germanium implantation region in channel |
US7656049B2 (en) | 2005-12-22 | 2010-02-02 | Micron Technology, Inc. | CMOS device with asymmetric gate strain |
US7544584B2 (en) | 2006-02-16 | 2009-06-09 | Micron Technology, Inc. | Localized compressive strained semiconductor |
US7485544B2 (en) * | 2006-08-02 | 2009-02-03 | Micron Technology, Inc. | Strained semiconductor, devices and systems and methods of formation |
US7968960B2 (en) | 2006-08-18 | 2011-06-28 | Micron Technology, Inc. | Methods of forming strained semiconductor channels |
FR2914783A1 (en) | 2007-04-03 | 2008-10-10 | St Microelectronics Sa | METHOD FOR MANUFACTURING CONCENTRATING GRADIENT DEVICE AND CORRESPONDING DEVICE. |
US7868361B2 (en) | 2007-06-21 | 2011-01-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with both I/O and core components and method of fabricating same |
US7704082B2 (en) * | 2008-06-23 | 2010-04-27 | Tyco Electronics Corporation | Through board inverted connector |
US7850466B2 (en) * | 2008-06-23 | 2010-12-14 | Tyco Electronics Corporation | Through board inverted connector |
US7892031B1 (en) * | 2009-07-30 | 2011-02-22 | Tyco Electronics Corporation | Quick insertion lamp assembly |
KR101991882B1 (en) * | 2011-05-13 | 2019-06-21 | 가부시키가이샤 사무코 | Method for manufacturing semiconductor epitaxial wafer, semiconductor epitaxial wafer, and method for manufacturing solid-state image pickup element |
DE102021125290A1 (en) | 2021-09-29 | 2023-03-30 | Infineon Technologies Ag | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE INCLUDING A BURIED DAMAGE AREA |
Citations (94)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4053925A (en) | 1975-08-07 | 1977-10-11 | Ibm Corporation | Method and structure for controllng carrier lifetime in semiconductor devices |
US4241359A (en) | 1977-11-28 | 1980-12-23 | Nippon Telegraph And Telephone Public Corporation | Semiconductor device having buried insulating layer |
US4314595A (en) | 1979-01-19 | 1982-02-09 | Vlsi Technology Research Association | Method of forming nondefective zone in silicon single crystal wafer by two stage-heat treatment |
US4589928A (en) | 1984-08-21 | 1986-05-20 | At&T Bell Laboratories | Method of making semiconductor integrated circuits having backside gettered with phosphorus |
US4631234A (en) | 1985-09-13 | 1986-12-23 | Texas Instruments Incorporated | Germanium hardened silicon substrate |
US4717681A (en) | 1986-05-19 | 1988-01-05 | Texas Instruments Incorporated | Method of making a heterojunction bipolar transistor with SIPOS |
US4962051A (en) * | 1988-11-18 | 1990-10-09 | Motorola, Inc. | Method of forming a defect-free semiconductor layer on insulator |
US5098852A (en) | 1989-07-05 | 1992-03-24 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device by mega-electron volt ion implantation |
US5343064A (en) | 1988-03-18 | 1994-08-30 | Spangler Leland J | Fully integrated single-crystal silicon-on-insulator process, sensors and circuits |
US5426069A (en) | 1992-04-09 | 1995-06-20 | Dalsa Inc. | Method for making silicon-germanium devices using germanium implantation |
US5426061A (en) | 1994-09-06 | 1995-06-20 | Midwest Research Institute | Impurity gettering in semiconductors |
US5443661A (en) | 1993-07-27 | 1995-08-22 | Nec Corporation | SOI (silicon on insulator) substrate with enhanced gettering effects |
US5461243A (en) | 1993-10-29 | 1995-10-24 | International Business Machines Corporation | Substrate for tensilely strained semiconductor |
US5482869A (en) | 1993-03-01 | 1996-01-09 | Kabushiki Kaisha Toshiba | Gettering of unwanted metal impurity introduced into semiconductor substrate during trench formation |
US5646053A (en) | 1995-12-20 | 1997-07-08 | International Business Machines Corporation | Method and structure for front-side gettering of silicon-on-insulator substrates |
US5661044A (en) | 1993-11-24 | 1997-08-26 | Lockheed Martin Energy Systems, Inc. | Processing method for forming dislocation-free SOI and other materials for semiconductor use |
US5679475A (en) | 1992-01-31 | 1997-10-21 | Canon Kabushiki Kaisha | Semiconductor substrate and process for preparing the same |
US5691230A (en) | 1996-09-04 | 1997-11-25 | Micron Technology, Inc. | Technique for producing small islands of silicon on insulator |
US5698869A (en) | 1994-09-13 | 1997-12-16 | Kabushiki Kaisha Toshiba | Insulated-gate transistor having narrow-bandgap-source |
US5723896A (en) | 1994-02-17 | 1998-03-03 | Lsi Logic Corporation | Integrated circuit structure with vertical isolation from single crystal substrate comprising isolation layer formed by implantation and annealing of noble gas atoms in substrate |
US5735949A (en) | 1990-09-13 | 1998-04-07 | Forschungszentrum Julich Gmbh | Method of producing electronic, electrooptical and optical components |
US5773152A (en) | 1994-10-13 | 1998-06-30 | Nec Corporation | SOI substrate having a high heavy metal gettering effect for semiconductor device |
US5789859A (en) | 1996-11-25 | 1998-08-04 | Micron Display Technology, Inc. | Field emission display with non-evaporable getter material |
US5818761A (en) | 1996-09-10 | 1998-10-06 | Mitsubishi Denki Kabushiki Kaisha | Non-volatile semiconductor memory device capable of high speed programming/erasure |
US5840590A (en) | 1993-12-01 | 1998-11-24 | Sandia Corporation | Impurity gettering in silicon using cavities formed by helium implantation and annealing |
US5858819A (en) | 1994-06-15 | 1999-01-12 | Seiko Epson Corporation | Fabrication method for a thin film semiconductor device, the thin film semiconductor device itself, liquid crystal display, and electronic device |
US5879996A (en) | 1996-09-18 | 1999-03-09 | Micron Technology, Inc. | Silicon-germanium devices for CMOS formed by ion implantation and solid phase epitaxial regrowth |
US5900652A (en) | 1994-07-25 | 1999-05-04 | Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno | Apparatus for the localized reduction of the lifetime of charge carriers, particularly in integrated electronic devices |
US5963817A (en) | 1997-10-16 | 1999-10-05 | International Business Machines Corporation | Bulk and strained silicon on insulator using local selective oxidation |
US5997378A (en) | 1995-09-29 | 1999-12-07 | Micron Technology, Inc. | Method for evacuating and sealing field emission displays |
US6001711A (en) | 1997-03-12 | 1999-12-14 | Nec Corporation | Process of fabricating semiconductor device having gettering site layer between insulating layer and active semiconductor layer |
US6022793A (en) | 1997-10-21 | 2000-02-08 | Seh America, Inc. | Silicon and oxygen ion co-implantation for metallic gettering in epitaxial wafers |
US6054808A (en) | 1997-03-19 | 2000-04-25 | Micron Technology, Inc. | Display device with grille having getter material |
US6083324A (en) | 1998-02-19 | 2000-07-04 | Silicon Genesis Corporation | Gettering technique for silicon-on-insulator wafers |
US6093623A (en) | 1998-08-04 | 2000-07-25 | Micron Technology, Inc. | Methods for making silicon-on-insulator structures |
US6093624A (en) | 1997-12-23 | 2000-07-25 | Philips Electronics North America Corporation | Method of providing a gettering scheme in the manufacture of silicon-on-insulator (SOI) integrated circuits |
US6172456B1 (en) | 1995-02-10 | 2001-01-09 | Micron Technology, Inc. | Field emission display |
US6180487B1 (en) | 1999-10-25 | 2001-01-30 | Advanced Micro Devices, Inc. | Selective thinning of barrier oxide through masked SIMOX implant |
US6185144B1 (en) | 1997-09-16 | 2001-02-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with reduced power consumption and stable operation in data holding state |
US6204145B1 (en) | 1996-11-12 | 2001-03-20 | Micron Technology, Inc. | Silicon-on-insulator islands and method for their formation |
US6228694B1 (en) | 1999-06-28 | 2001-05-08 | Intel Corporation | Method of increasing the mobility of MOS transistors by use of localized stress regions |
US6243299B1 (en) | 1998-02-27 | 2001-06-05 | Micron Technology, Inc. | Flash memory system having fast erase operation |
US6274460B1 (en) | 1998-05-21 | 2001-08-14 | Intersil Corporation | Defect gettering by induced stress |
US6315826B1 (en) | 1997-02-12 | 2001-11-13 | Nec Corporation | Semiconductor substrate and method of manufacturing the same |
US6328796B1 (en) | 1999-02-01 | 2001-12-11 | The United States Of America As Represented By The Secretary Of The Navy | Single-crystal material on non-single-crystalline substrate |
US20010052621A1 (en) | 2000-06-05 | 2001-12-20 | Beaman Kevin L. | PD-SOI substrate with suppressed floating body effect and method for its fabrication |
US6337260B1 (en) * | 1999-09-24 | 2002-01-08 | Advanced Micro Devices, Inc. | Use of knocked-on oxygen atoms for reduction of transient enhanced diffusion |
US6339011B1 (en) | 2001-03-05 | 2002-01-15 | Micron Technology, Inc. | Method of forming semiconductive active area having a proximity gettering region therein and method of processing a monocrystalline silicon substrate to have a proximity gettering region |
US6338805B1 (en) | 1999-07-14 | 2002-01-15 | Memc Electronic Materials, Inc. | Process for fabricating semiconductor wafers with external gettering |
US6368938B1 (en) | 1999-10-05 | 2002-04-09 | Silicon Wafer Technologies, Inc. | Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate |
US6377070B1 (en) | 2001-02-09 | 2002-04-23 | Micron Technology, Inc. | In-service programmable logic arrays with ultra thin vertical body transistors |
US6376336B1 (en) | 2001-02-01 | 2002-04-23 | Advanced Micro Devices, Inc. | Frontside SOI gettering with phosphorus doping |
US6391738B2 (en) | 1998-07-22 | 2002-05-21 | Micron Technology, Inc. | Semiconductor processing method and trench isolation method |
US20020070421A1 (en) | 1997-12-31 | 2002-06-13 | Ashburn Stanton Petree | Embedded gettering layer in shallow trench isolation structure |
US6424001B1 (en) | 2001-02-09 | 2002-07-23 | Micron Technology, Inc. | Flash memory with ultra thin vertical body transistors |
US6444534B1 (en) | 2001-01-30 | 2002-09-03 | Advanced Micro Devices, Inc. | SOI semiconductor device opening implantation gettering method |
US6448601B1 (en) | 2001-02-09 | 2002-09-10 | Micron Technology, Inc. | Memory address and decode circuits with ultra thin body transistors |
US6448157B1 (en) | 1999-02-02 | 2002-09-10 | Nec Corporation | Fabrication process for a semiconductor device |
US20020125471A1 (en) | 2000-12-04 | 2002-09-12 | Fitzgerald Eugene A. | CMOS inverter circuits utilizing strained silicon surface channel MOSFETS |
US6451672B1 (en) | 1999-04-15 | 2002-09-17 | Stmicroelectronics S.R.L. | Method for manufacturing electronic devices in semiconductor substrates provided with gettering sites |
US6455397B1 (en) | 1999-11-16 | 2002-09-24 | Rona E. Belford | Method of producing strained microelectronic and/or optical integrated and discrete devices |
US6461933B2 (en) | 2000-12-30 | 2002-10-08 | Texas Instruments Incorporated | SPIMOX/SIMOX combination with ITOX option |
US6465873B1 (en) | 1997-08-21 | 2002-10-15 | Micron Technology, Inc. | Semiconductor gettering structures |
US6478883B1 (en) | 1998-08-31 | 2002-11-12 | Shin-Etsu Handotai Co., Ltd. | Silicon single crystal wafer, epitaxial silicon wafer, and methods for producing them |
US6496034B2 (en) | 2001-02-09 | 2002-12-17 | Micron Technology, Inc. | Programmable logic arrays with ultra thin body transistors |
US6514836B2 (en) | 2001-06-04 | 2003-02-04 | Rona Elizabeth Belford | Methods of producing strained microelectronic and/or optical integrated and discrete devices |
US6515335B1 (en) * | 2002-01-04 | 2003-02-04 | International Business Machines Corporation | Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same |
US6531727B2 (en) | 2001-02-09 | 2003-03-11 | Micron Technology, Inc. | Open bit line DRAM with ultra thin body transistors |
US6541356B2 (en) | 2001-05-21 | 2003-04-01 | International Business Machines Corporation | Ultimate SIMOX |
US6559491B2 (en) | 2001-02-09 | 2003-05-06 | Micron Technology, Inc. | Folded bit line DRAM with ultra thin body transistors |
US6566682B2 (en) | 2001-02-09 | 2003-05-20 | Micron Technology, Inc. | Programmable memory address and decode circuits with ultra thin vertical body transistors |
US6583437B2 (en) | 2000-03-17 | 2003-06-24 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6582512B2 (en) | 2001-05-22 | 2003-06-24 | Micron Technology, Inc. | Method of forming three-dimensional photonic band structures in solid materials |
US6593625B2 (en) | 2001-06-12 | 2003-07-15 | International Business Machines Corporation | Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing |
US6597203B2 (en) | 2001-03-14 | 2003-07-22 | Micron Technology, Inc. | CMOS gate array with vertical transistors |
US6620683B1 (en) * | 2001-12-04 | 2003-09-16 | Taiwan Semiconductor Manufacturing Company | Twin-bit memory cell having shared word lines and shared bit-line contacts for electrically erasable and programmable read-only memory (EEPROM) and method of manufacturing the same |
US6642123B2 (en) | 2001-11-12 | 2003-11-04 | Young-Hee Mun | Method of fabricating a silicon wafer including steps of different temperature ramp-up rates and cool-down rates |
US6649476B2 (en) | 2001-02-15 | 2003-11-18 | Micron Technology, Inc. | Monotonic dynamic-static pseudo-NMOS logic circuit and method of forming a logic gate array |
US20030218189A1 (en) * | 2001-06-12 | 2003-11-27 | International Business Machines Corporation | Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing |
US6656822B2 (en) | 1999-06-28 | 2003-12-02 | Intel Corporation | Method for reduced capacitance interconnect system using gaseous implants into the ILD |
US6689671B1 (en) | 2002-05-22 | 2004-02-10 | Advanced Micro Devices, Inc. | Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate |
US6703293B2 (en) * | 2002-07-11 | 2004-03-09 | Sharp Laboratories Of America, Inc. | Implantation at elevated temperatures for amorphization re-crystallization of Si1-xGex films on silicon substrates |
US6703648B1 (en) | 2002-10-29 | 2004-03-09 | Advanced Micro Devices, Inc. | Strained silicon PMOS having silicon germanium source/drain extensions and method for its fabrication |
US6713326B2 (en) | 2000-08-16 | 2004-03-30 | Masachusetts Institute Of Technology | Process for producing semiconductor article using graded epitaxial growth |
US6717216B1 (en) | 2002-12-12 | 2004-04-06 | International Business Machines Corporation | SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device |
US6740913B2 (en) | 1999-06-28 | 2004-05-25 | Intel Corporation | MOS transistor using mechanical stress to control short channel effects |
US6809016B1 (en) | 2003-03-06 | 2004-10-26 | Advanced Micro Devices, Inc. | Diffusion stop implants to suppress as punch-through in SiGe |
US20040235264A1 (en) * | 2003-05-21 | 2004-11-25 | Micron Technology, Inc. | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers |
US6825102B1 (en) | 2003-09-18 | 2004-11-30 | International Business Machines Corporation | Method of improving the quality of defective semiconductor material |
US6900094B2 (en) | 2001-06-14 | 2005-05-31 | Amberwave Systems Corporation | Method of selective removal of SiGe alloys |
US6929984B2 (en) | 2003-07-21 | 2005-08-16 | Micron Technology Inc. | Gettering using voids formed by surface transformation |
US6963078B2 (en) | 2003-03-15 | 2005-11-08 | International Business Machines Corporation | Dual strain-state SiGe layers for microelectronics |
US6987037B2 (en) | 2003-05-07 | 2006-01-17 | Micron Technology, Inc. | Strained Si/SiGe structures by ion implantation |
US7153753B2 (en) | 2003-08-05 | 2006-12-26 | Micron Technology, Inc. | Strained Si/SiGe/SOI islands and processes of making same |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2762467B1 (en) * | 1997-04-16 | 1999-07-02 | France Telecom | MULTI-CHANNEL ACOUSTIC ECHO CANCELING METHOD AND MULTI-CHANNEL ACOUSTIC ECHO CANCELER |
US6593512B1 (en) * | 1999-03-03 | 2003-07-15 | Cognosci, Inc. | Transgenic mouse expressing human tau gene |
US7018467B2 (en) * | 2002-01-17 | 2006-03-28 | Micron Technology, Inc. | Three-dimensional complete bandgap photonic crystal formed by crystal modification |
US20030027406A1 (en) * | 2001-08-01 | 2003-02-06 | Malone Farris D. | Gettering of SOI wafers without regions of heavy doping |
US6995430B2 (en) * | 2002-06-07 | 2006-02-07 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
US6979630B2 (en) * | 2002-08-08 | 2005-12-27 | Isonics Corporation | Method and apparatus for transferring a thin layer of semiconductor material |
US6699764B1 (en) * | 2002-09-09 | 2004-03-02 | Sharp Laboratories Of America, Inc. | Method for amorphization re-crystallization of Si1-xGex films on silicon substrates |
US6903384B2 (en) * | 2003-01-15 | 2005-06-07 | Sharp Laboratories Of America, Inc. | System and method for isolating silicon germanium dislocation regions in strained-silicon CMOS applications |
US7198974B2 (en) * | 2003-03-05 | 2007-04-03 | Micron Technology, Inc. | Micro-mechanically strained semiconductor film |
US7041575B2 (en) * | 2003-04-29 | 2006-05-09 | Micron Technology, Inc. | Localized strained semiconductor on insulator |
US7220656B2 (en) * | 2003-04-29 | 2007-05-22 | Micron Technology, Inc. | Strained semiconductor by wafer bonding with misorientation |
US7115480B2 (en) * | 2003-05-07 | 2006-10-03 | Micron Technology, Inc. | Micromechanical strained semiconductor by wafer bonding |
US7273788B2 (en) * | 2003-05-21 | 2007-09-25 | Micron Technology, Inc. | Ultra-thin semiconductors bonded on glass substrates |
US7008854B2 (en) * | 2003-05-21 | 2006-03-07 | Micron Technology, Inc. | Silicon oxycarbide substrates for bonded silicon on insulator |
US7439158B2 (en) * | 2003-07-21 | 2008-10-21 | Micron Technology, Inc. | Strained semiconductor by full wafer bonding |
-
2003
- 2003-05-21 US US10/443,339 patent/US7501329B2/en not_active Expired - Fee Related
-
2006
- 2006-07-27 US US11/460,398 patent/US20060258123A1/en not_active Abandoned
Patent Citations (106)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4053925A (en) | 1975-08-07 | 1977-10-11 | Ibm Corporation | Method and structure for controllng carrier lifetime in semiconductor devices |
US4241359A (en) | 1977-11-28 | 1980-12-23 | Nippon Telegraph And Telephone Public Corporation | Semiconductor device having buried insulating layer |
US4314595A (en) | 1979-01-19 | 1982-02-09 | Vlsi Technology Research Association | Method of forming nondefective zone in silicon single crystal wafer by two stage-heat treatment |
US4589928A (en) | 1984-08-21 | 1986-05-20 | At&T Bell Laboratories | Method of making semiconductor integrated circuits having backside gettered with phosphorus |
US4631234A (en) | 1985-09-13 | 1986-12-23 | Texas Instruments Incorporated | Germanium hardened silicon substrate |
US4717681A (en) | 1986-05-19 | 1988-01-05 | Texas Instruments Incorporated | Method of making a heterojunction bipolar transistor with SIPOS |
US5343064A (en) | 1988-03-18 | 1994-08-30 | Spangler Leland J | Fully integrated single-crystal silicon-on-insulator process, sensors and circuits |
US4962051A (en) * | 1988-11-18 | 1990-10-09 | Motorola, Inc. | Method of forming a defect-free semiconductor layer on insulator |
US5098852A (en) | 1989-07-05 | 1992-03-24 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device by mega-electron volt ion implantation |
US5735949A (en) | 1990-09-13 | 1998-04-07 | Forschungszentrum Julich Gmbh | Method of producing electronic, electrooptical and optical components |
US5679475A (en) | 1992-01-31 | 1997-10-21 | Canon Kabushiki Kaisha | Semiconductor substrate and process for preparing the same |
US5426069A (en) | 1992-04-09 | 1995-06-20 | Dalsa Inc. | Method for making silicon-germanium devices using germanium implantation |
US5482869A (en) | 1993-03-01 | 1996-01-09 | Kabushiki Kaisha Toshiba | Gettering of unwanted metal impurity introduced into semiconductor substrate during trench formation |
US5443661A (en) | 1993-07-27 | 1995-08-22 | Nec Corporation | SOI (silicon on insulator) substrate with enhanced gettering effects |
US5759898A (en) | 1993-10-29 | 1998-06-02 | International Business Machines Corporation | Production of substrate for tensilely strained semiconductor |
US5461243A (en) | 1993-10-29 | 1995-10-24 | International Business Machines Corporation | Substrate for tensilely strained semiconductor |
US5661044A (en) | 1993-11-24 | 1997-08-26 | Lockheed Martin Energy Systems, Inc. | Processing method for forming dislocation-free SOI and other materials for semiconductor use |
US5840590A (en) | 1993-12-01 | 1998-11-24 | Sandia Corporation | Impurity gettering in silicon using cavities formed by helium implantation and annealing |
US5723896A (en) | 1994-02-17 | 1998-03-03 | Lsi Logic Corporation | Integrated circuit structure with vertical isolation from single crystal substrate comprising isolation layer formed by implantation and annealing of noble gas atoms in substrate |
US5858819A (en) | 1994-06-15 | 1999-01-12 | Seiko Epson Corporation | Fabrication method for a thin film semiconductor device, the thin film semiconductor device itself, liquid crystal display, and electronic device |
US5900652A (en) | 1994-07-25 | 1999-05-04 | Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno | Apparatus for the localized reduction of the lifetime of charge carriers, particularly in integrated electronic devices |
US5426061A (en) | 1994-09-06 | 1995-06-20 | Midwest Research Institute | Impurity gettering in semiconductors |
US5698869A (en) | 1994-09-13 | 1997-12-16 | Kabushiki Kaisha Toshiba | Insulated-gate transistor having narrow-bandgap-source |
US5773152A (en) | 1994-10-13 | 1998-06-30 | Nec Corporation | SOI substrate having a high heavy metal gettering effect for semiconductor device |
US6172456B1 (en) | 1995-02-10 | 2001-01-09 | Micron Technology, Inc. | Field emission display |
US5997378A (en) | 1995-09-29 | 1999-12-07 | Micron Technology, Inc. | Method for evacuating and sealing field emission displays |
US5646053A (en) | 1995-12-20 | 1997-07-08 | International Business Machines Corporation | Method and structure for front-side gettering of silicon-on-insulator substrates |
US5691230A (en) | 1996-09-04 | 1997-11-25 | Micron Technology, Inc. | Technique for producing small islands of silicon on insulator |
US20020001965A1 (en) | 1996-09-04 | 2002-01-03 | Leonard Forbes | Technique for producing small islands of silicon on insulator |
US6174784B1 (en) | 1996-09-04 | 2001-01-16 | Micron Technology, Inc. | Technique for producing small islands of silicon on insulator |
US5818761A (en) | 1996-09-10 | 1998-10-06 | Mitsubishi Denki Kabushiki Kaisha | Non-volatile semiconductor memory device capable of high speed programming/erasure |
US5879996A (en) | 1996-09-18 | 1999-03-09 | Micron Technology, Inc. | Silicon-germanium devices for CMOS formed by ion implantation and solid phase epitaxial regrowth |
US6204145B1 (en) | 1996-11-12 | 2001-03-20 | Micron Technology, Inc. | Silicon-on-insulator islands and method for their formation |
US6127777A (en) | 1996-11-25 | 2000-10-03 | Micron Technology, Inc. | Field emission display with non-evaporable getter material |
US5789859A (en) | 1996-11-25 | 1998-08-04 | Micron Display Technology, Inc. | Field emission display with non-evaporable getter material |
US6315826B1 (en) | 1997-02-12 | 2001-11-13 | Nec Corporation | Semiconductor substrate and method of manufacturing the same |
US6001711A (en) | 1997-03-12 | 1999-12-14 | Nec Corporation | Process of fabricating semiconductor device having gettering site layer between insulating layer and active semiconductor layer |
US6054808A (en) | 1997-03-19 | 2000-04-25 | Micron Technology, Inc. | Display device with grille having getter material |
US6465873B1 (en) | 1997-08-21 | 2002-10-15 | Micron Technology, Inc. | Semiconductor gettering structures |
US6185144B1 (en) | 1997-09-16 | 2001-02-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with reduced power consumption and stable operation in data holding state |
US5963817A (en) | 1997-10-16 | 1999-10-05 | International Business Machines Corporation | Bulk and strained silicon on insulator using local selective oxidation |
US6251751B1 (en) | 1997-10-16 | 2001-06-26 | International Business Machines Corporation | Bulk and strained silicon on insulator using local selective oxidation |
US6022793A (en) | 1997-10-21 | 2000-02-08 | Seh America, Inc. | Silicon and oxygen ion co-implantation for metallic gettering in epitaxial wafers |
US6093624A (en) | 1997-12-23 | 2000-07-25 | Philips Electronics North America Corporation | Method of providing a gettering scheme in the manufacture of silicon-on-insulator (SOI) integrated circuits |
US20020070421A1 (en) | 1997-12-31 | 2002-06-13 | Ashburn Stanton Petree | Embedded gettering layer in shallow trench isolation structure |
US6083324A (en) | 1998-02-19 | 2000-07-04 | Silicon Genesis Corporation | Gettering technique for silicon-on-insulator wafers |
US6243299B1 (en) | 1998-02-27 | 2001-06-05 | Micron Technology, Inc. | Flash memory system having fast erase operation |
US6274460B1 (en) | 1998-05-21 | 2001-08-14 | Intersil Corporation | Defect gettering by induced stress |
US6391738B2 (en) | 1998-07-22 | 2002-05-21 | Micron Technology, Inc. | Semiconductor processing method and trench isolation method |
US6538330B1 (en) | 1998-08-04 | 2003-03-25 | Micron Technology, Inc. | Multilevel semiconductor-on-insulator structures and circuits |
US6093623A (en) | 1998-08-04 | 2000-07-25 | Micron Technology, Inc. | Methods for making silicon-on-insulator structures |
US6309950B1 (en) | 1998-08-04 | 2001-10-30 | Micron Technology, Inc. | Methods for making silicon-on-insulator structures |
US6478883B1 (en) | 1998-08-31 | 2002-11-12 | Shin-Etsu Handotai Co., Ltd. | Silicon single crystal wafer, epitaxial silicon wafer, and methods for producing them |
US6328796B1 (en) | 1999-02-01 | 2001-12-11 | The United States Of America As Represented By The Secretary Of The Navy | Single-crystal material on non-single-crystalline substrate |
US6448157B1 (en) | 1999-02-02 | 2002-09-10 | Nec Corporation | Fabrication process for a semiconductor device |
US6451672B1 (en) | 1999-04-15 | 2002-09-17 | Stmicroelectronics S.R.L. | Method for manufacturing electronic devices in semiconductor substrates provided with gettering sites |
US6656822B2 (en) | 1999-06-28 | 2003-12-02 | Intel Corporation | Method for reduced capacitance interconnect system using gaseous implants into the ILD |
US6740913B2 (en) | 1999-06-28 | 2004-05-25 | Intel Corporation | MOS transistor using mechanical stress to control short channel effects |
US6228694B1 (en) | 1999-06-28 | 2001-05-08 | Intel Corporation | Method of increasing the mobility of MOS transistors by use of localized stress regions |
US6338805B1 (en) | 1999-07-14 | 2002-01-15 | Memc Electronic Materials, Inc. | Process for fabricating semiconductor wafers with external gettering |
US6337260B1 (en) * | 1999-09-24 | 2002-01-08 | Advanced Micro Devices, Inc. | Use of knocked-on oxygen atoms for reduction of transient enhanced diffusion |
US6368938B1 (en) | 1999-10-05 | 2002-04-09 | Silicon Wafer Technologies, Inc. | Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate |
US6180487B1 (en) | 1999-10-25 | 2001-01-30 | Advanced Micro Devices, Inc. | Selective thinning of barrier oxide through masked SIMOX implant |
US6455397B1 (en) | 1999-11-16 | 2002-09-24 | Rona E. Belford | Method of producing strained microelectronic and/or optical integrated and discrete devices |
US6583437B2 (en) | 2000-03-17 | 2003-06-24 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US20010052621A1 (en) | 2000-06-05 | 2001-12-20 | Beaman Kevin L. | PD-SOI substrate with suppressed floating body effect and method for its fabrication |
US6713326B2 (en) | 2000-08-16 | 2004-03-30 | Masachusetts Institute Of Technology | Process for producing semiconductor article using graded epitaxial growth |
US20020125471A1 (en) | 2000-12-04 | 2002-09-12 | Fitzgerald Eugene A. | CMOS inverter circuits utilizing strained silicon surface channel MOSFETS |
US6461933B2 (en) | 2000-12-30 | 2002-10-08 | Texas Instruments Incorporated | SPIMOX/SIMOX combination with ITOX option |
US6444534B1 (en) | 2001-01-30 | 2002-09-03 | Advanced Micro Devices, Inc. | SOI semiconductor device opening implantation gettering method |
US6376336B1 (en) | 2001-02-01 | 2002-04-23 | Advanced Micro Devices, Inc. | Frontside SOI gettering with phosphorus doping |
US6377070B1 (en) | 2001-02-09 | 2002-04-23 | Micron Technology, Inc. | In-service programmable logic arrays with ultra thin vertical body transistors |
US6448601B1 (en) | 2001-02-09 | 2002-09-10 | Micron Technology, Inc. | Memory address and decode circuits with ultra thin body transistors |
US6531727B2 (en) | 2001-02-09 | 2003-03-11 | Micron Technology, Inc. | Open bit line DRAM with ultra thin body transistors |
US6496034B2 (en) | 2001-02-09 | 2002-12-17 | Micron Technology, Inc. | Programmable logic arrays with ultra thin body transistors |
US6559491B2 (en) | 2001-02-09 | 2003-05-06 | Micron Technology, Inc. | Folded bit line DRAM with ultra thin body transistors |
US6566682B2 (en) | 2001-02-09 | 2003-05-20 | Micron Technology, Inc. | Programmable memory address and decode circuits with ultra thin vertical body transistors |
US6424001B1 (en) | 2001-02-09 | 2002-07-23 | Micron Technology, Inc. | Flash memory with ultra thin vertical body transistors |
US6649476B2 (en) | 2001-02-15 | 2003-11-18 | Micron Technology, Inc. | Monotonic dynamic-static pseudo-NMOS logic circuit and method of forming a logic gate array |
US6339011B1 (en) | 2001-03-05 | 2002-01-15 | Micron Technology, Inc. | Method of forming semiconductive active area having a proximity gettering region therein and method of processing a monocrystalline silicon substrate to have a proximity gettering region |
US6597203B2 (en) | 2001-03-14 | 2003-07-22 | Micron Technology, Inc. | CMOS gate array with vertical transistors |
US6541356B2 (en) | 2001-05-21 | 2003-04-01 | International Business Machines Corporation | Ultimate SIMOX |
US6582512B2 (en) | 2001-05-22 | 2003-06-24 | Micron Technology, Inc. | Method of forming three-dimensional photonic band structures in solid materials |
US6514836B2 (en) | 2001-06-04 | 2003-02-04 | Rona Elizabeth Belford | Methods of producing strained microelectronic and/or optical integrated and discrete devices |
US6593625B2 (en) | 2001-06-12 | 2003-07-15 | International Business Machines Corporation | Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing |
US20030218189A1 (en) * | 2001-06-12 | 2003-11-27 | International Business Machines Corporation | Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing |
US6855649B2 (en) | 2001-06-12 | 2005-02-15 | International Business Machines Corporation | Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing |
US6900094B2 (en) | 2001-06-14 | 2005-05-31 | Amberwave Systems Corporation | Method of selective removal of SiGe alloys |
US6642123B2 (en) | 2001-11-12 | 2003-11-04 | Young-Hee Mun | Method of fabricating a silicon wafer including steps of different temperature ramp-up rates and cool-down rates |
US6620683B1 (en) * | 2001-12-04 | 2003-09-16 | Taiwan Semiconductor Manufacturing Company | Twin-bit memory cell having shared word lines and shared bit-line contacts for electrically erasable and programmable read-only memory (EEPROM) and method of manufacturing the same |
US6515335B1 (en) * | 2002-01-04 | 2003-02-04 | International Business Machines Corporation | Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same |
US6689671B1 (en) | 2002-05-22 | 2004-02-10 | Advanced Micro Devices, Inc. | Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate |
US6703293B2 (en) * | 2002-07-11 | 2004-03-09 | Sharp Laboratories Of America, Inc. | Implantation at elevated temperatures for amorphization re-crystallization of Si1-xGex films on silicon substrates |
US6703648B1 (en) | 2002-10-29 | 2004-03-09 | Advanced Micro Devices, Inc. | Strained silicon PMOS having silicon germanium source/drain extensions and method for its fabrication |
US6717216B1 (en) | 2002-12-12 | 2004-04-06 | International Business Machines Corporation | SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device |
US6809016B1 (en) | 2003-03-06 | 2004-10-26 | Advanced Micro Devices, Inc. | Diffusion stop implants to suppress as punch-through in SiGe |
US6963078B2 (en) | 2003-03-15 | 2005-11-08 | International Business Machines Corporation | Dual strain-state SiGe layers for microelectronics |
US6987037B2 (en) | 2003-05-07 | 2006-01-17 | Micron Technology, Inc. | Strained Si/SiGe structures by ion implantation |
US7394111B2 (en) | 2003-05-07 | 2008-07-01 | Micron Technology, Inc. | Strained Si/SiGe structures by ion implantation |
US20040235264A1 (en) * | 2003-05-21 | 2004-11-25 | Micron Technology, Inc. | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers |
US6929984B2 (en) | 2003-07-21 | 2005-08-16 | Micron Technology Inc. | Gettering using voids formed by surface transformation |
US7326597B2 (en) | 2003-07-21 | 2008-02-05 | Micron Technology, Inc. | Gettering using voids formed by surface transformation |
US7153753B2 (en) | 2003-08-05 | 2006-12-26 | Micron Technology, Inc. | Strained Si/SiGe/SOI islands and processes of making same |
US7262428B2 (en) | 2003-08-05 | 2007-08-28 | Micron Technology, Inc. | Strained Si/SiGe/SOI islands and processes of making same |
US7368790B2 (en) | 2003-08-05 | 2008-05-06 | Micron Technology, Inc. | Strained Si/SiGe/SOI islands and processes of making same |
US6825102B1 (en) | 2003-09-18 | 2004-11-30 | International Business Machines Corporation | Method of improving the quality of defective semiconductor material |
Non-Patent Citations (98)
Title |
---|
"Cornell Demonstrates a Universal Substrate", Compound Semiconductor, 3(2), (Mar./Apr. 1997),27-29. |
"U.S. Appl. No. 10/210,373 final office action mailed Jun. 11, 2007", 17 Pgs. |
"U.S. Appl. No. 10/210,373 non-final office action mailed Jan. 24, 2007", 17 Pgs. |
"U.S. Appl. No. 10/431,134 Amendment under 37 C.F.R. filed Sep. 28, 2005", 16 Pgs. |
"U.S. Appl. No. 10/431,134 non-final office action mailed Dec. 23, 2004", 5 Pgs. |
"U.S. Appl. No. 10/431,134 Notice of allowance mailed Jun. 28, 2005", 4 Pgs. |
"U.S. Appl. No. 10/431,134 Response filed Mar. 23, 2005 to non-final office action mailed Dec. 23, 2004", 19 Pgs. |
"U.S. Appl. No. 10/443,337 non-final office action mailed Jan. 12, 2006", 5 Pgs. |
"U.S. Appl. No. 10/443,337 non-final office action mailed Jan. 13, 2005", 6 Pgs. |
"U.S. Appl. No. 10/443,337 non-final office action mailed Jan. 17, 2007", 4 Pgs. |
"U.S. Appl. No. 10/443,337 non-final office action mailed Jul. 17, 2006", 5 Pgs. |
"U.S. Appl. No. 10/443,337 Response filed Apr. 12, 2006 to non-final office action mailed Jan. 12, 2006", 23 Pgs. |
"U.S. Appl. No. 10/443,337 Response filed Apr. 13, 2005 to non-final office action mailed Jan. 13, 2005", 20 Pgs. |
"U.S. Appl. No. 10/443,337 Response filed Oct. 17, 2006 to non-final office action mailed Jul. 17, 2006", 23 Pgs. |
"U.S. Appl. No. 10/443,337 Response filed Sep. 29, 2005 to non-final office action mailed Jun. 30, 2005", 21 Pgs. |
"U.S. Appl. No. 10/443,337, Non-Final Office Action mailed Nov. 28, 2007", OARN,7 pgs. |
"U.S. Appl. No. 11/210,373 Response filed Apr. 24, 2007 to non-final office action mailed Jan. 24, 2007", 9 pgs. |
"U.S. Appl. No. 11/460,398, Non-Final Office Action mailed Oct. 24, 2007", 15 pgs. |
Abe, T, "Silicon Wafer-Bonding Process Technology for SOI Structures", Extended Abstracts of the 22nd (1990 International) Conference on Solid State Devices and Materials, (1990),853-856. |
Auberton-Herve, A J., "SOI: Materials to Systems", International Electron Devices Meeting. Technical Digest, (1996),3-10. |
Autumn, Kellar, et al., "Adhesive force of a single gecko foot-hair", Nature, 405(6787), (Jun. 2000),681-685. |
Autumn, Kellar, et al., "Evidence for van der Waals adhesion in gecko satae.", Proceedings of the National Academy of Science U S A.; 99(19), (Sep. 17, 2002),12252-6. |
Baginski, T. A., "Back-side germanium ion implantation gettering of silicon", Journal of the Electrochemical Society, 135(7), Dept of Electrical Engineering, Auburn Univ, AL,(Jul. 1988), 1842-3. |
Belford, Rona E., "Performance-Augmented CMOS Using Back-End Uniaxial Strain", IEEE Device Research Conference, (2002), 41-42. |
Berti, M. , "Composition and Structure of Si-Ge Layers Produces by Ion Implantation and Laser Melting", Journal of Materials Research, 6(10), (Oct. 1991),2120-2126. |
Berti, M. , "Laser Induced Epitaxial Regrowth of Si[-xGex/Si Layers Produced by Ge Ion Implantation", Applied Surface Science, 43, (1989),158-164. |
Bialas, F. , et al., "Intrinsic Gettering of 300 mm CZ Wafers", Microelectronic Engineering, 56(1-2), (May 2001), 157-63. |
Biever, Celeste , "Secret of 'strained silicon' revealed: behind closed doors, Intel has perfected a novel way to improve chip performance.", New Scientist, 180(i2426-2428), (Dec. 20, 2003),27. |
Binns, M. J., et al., "The Realization of Uniform and Reliable Intrinsic Gettering in 200mm P- & P/P Wafers for a Low Thermal Budget 0.18 mu m Advanced CMOS logic Process", Diffusion and Defect Data Pt.B: Solid State Phenomena, 82-84, (2001),387-92. |
Bronner, G. B., et al., "Physical Modeling of Backside Gettering", Impurity Diffusion and Gettering in Silicon Symposium, Sponsor: Mater. Res. Soc, Nov 1984, Boston, MA, (1985), 27-30. |
Brown, Chappell, "Bonding twist hints at universal substrate", EETimes, (1997), 2pages. |
Bruel, M , "Smart-Cut: A new silicon on insulator material technology based on hydrogen implantation and wafer bonding", Japanese Journal of Applied Physics, (1997), Abstract. |
Chen, Xiangdong , et al., "Vertical P-MOSFETs with heterojunction between source/drain and channel", IEEE Device Research Conference, (2000), 25-26. |
Chilton, B T., et al., "Solid Phase epitaxial regrowth of strained Si(1-x)Ge(x)/Si strained layer structures amorphized by ion implantation", Applied Physics Letters, 54(1), (Jan. 2, 1989), 42-44. |
Choe, K. S., et al., "Minority-Carrier Lifetime Optimization in Silicon MOS Devices by Intrinsic Gettering", Journal of Crystal Growth, 218(2-4), (Sep. 2000), 239-44. |
Clark, Don , et al., "Intel unveils tiny new transistors: Process handles circuits 1/2000th the width of a human hair", The Wall Street Journal, (Aug. 13, 2002), 3 pages. |
Clifton, P A., et al., "A process for strained silicon n-channel HMOSFETs", ESSDERC'96. Proceedings of the 26th European Solid State Device Research Conference, (Sep. 1996),519-22. |
Dubbelday, W B., et al., "Oscillatory strain relaxation in solid phase epitaxially regrown silicon on sapphire", Proceedings of the First International Workshop Lattice Mismatched Thin Films, (Sep. 13-15, 1998),13-17. |
Fischetti, M V., et al., "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys", Journal of Applied Physics, 80(4), (Aug. 15, 1996),2234-2252. |
Fournel, F , etal., "Ultra High Precision Of The Tilt/Twist Misorientation Angles In Silicon/Silicon Direct Wafer Bonding", Abstract-Electronic Materials Conference, (Jun. 2002),9. |
Garcia, G A., et al., "High-quality CMOS in thin (100 nm) silicon on sapphire", IEEE Electron Device Letters, 9(1), (Jan. 1988),32-34. |
Godbole, H. , et al., "An Investigation of Bulk Stacking Faults in Silicon Using Photocapacitance Transient Spectroscophy", Materials Letters, 8(6-7), Dept of Electr & Comput Engr, Oregon State Univ, Corvallis OR,(Jul. 1989),201-3. |
Gong, S. S., et al., "Implantation Gettering in Silicon", Solid-State Electronics, 30(2), (Feb. 1987),209-11. |
Graf, D. , et al., "300 mm epi pp- wafer: is there sufficient gettering?", High Purity Silicon VI. Proceedings of the Sixth International Symposium ( Electrochemical Society Proceedings vol. 2000-17) (SPIE vol. 4218), (2000),319-30. |
Haddad, H. , et al., "Carbon Doping Effects on Hot Electron Trapping", 28th Annual Proceedings. Reliability Physics 1990, (Mar. 1990), 288-9. |
Haddad, H. , et al., "Electrical Activity of Bulk Stacking Faults in Silicon", Materials Letters, 7(3), Hewlett-Packard Northwest Integrated Circuits Div, Corvallis OR,(Sep. 1988),99-101. |
Harendt, Christine , "Silicon on Insulator Material by Wafer Bonding", Journal of Electronic Materials, 20(3), (Mar. 1991),267-77. |
Iyer, S S., "Separation by Plasma Implantation of Oxygen (SPIMOX) operational phase space", IEEE trans. on Plasma Science, 25, (1997), 1128-1135. |
Kal, S. , et al., "Strained Silicon-SiGe Devices Using Germanium Implantation", IETE Journal of Research, 43 (2-3), (Mar. 1997), 185-192. |
Kalavade, Pranav , et al., "a novel sub-10 nm transistor", 58th DRC. Device Research Conference. Conference Digest, (Jun. 19-21, 2000),71-72. |
Kang, J. S., et al., "Gettering in Silicon", Journal of Applied Physics, 65(8), Center for Solid State Electron Res. Arizona State Univ., Tempe, AZ,(Apr. 15, 1989),2974-85. |
Kostrzewa, M , et al., "Testing the Feasibility of strain relaxed InAsP and InGaAs complaint substrates", EMC 2003 International Conference Indium Phosphide and Related Materials. Conference Proceedings, Other authors: G. Grenet et al,(Jun. 2003),8-9. |
Kung, C. Y., et al., "The effect of carbon on oxygen precipitation in high carbon CZ silicon crystals", Materials Research Bulletin, 18(12), Silicon Materials Div., Fairchild Camera & Instrument Corp, Healdsburg, CA, (Dec. 1983),1437-41. |
Lasky, J. B., "Wafer Bonding for Silicon-on-Insulator Technologies", Applied Physics Letters, 48(1), (Jan. 6, 1986),78-80. |
Li, Y. X., et al., "New intrinsic gettering process in Czochralski-silicon wafer", 6th International Conference on Solid-State and Integrated Circuit Technology, Proceedings, 1(1), (2001),277-9. |
Loo, Y L., et al., "Contact Printing With Nanometer Resolution", Device Research Conference, (Jun. 2002), 149-150. |
Lu, D, , "Bonding Silicon Wafers by Use of Electrostatic Fields Followed by Rapid Thermal Heating", Materials Letters, 4(11), (Oct. 1986),461-464. |
Lu, X. , et al., "SiGe and SiGeC Surface Alloy Formation Using High-Dose Implantation and Solid Phase Epitaxy", Proceedings of the 11th International Conference on Ion Implantation Technology, Austin, TX, (1997), 686-689. |
Mizuno, T, et al., "Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS Electron/Hole Mobility Enhancement", 2000 Symposium on VLSI Technology, Digest of Technical Papers, (2000),210-211. |
Moran, Peter , "Strain Relaxation in Wafer-Bonded SiGe/Si Heterostructures Due to Viscous Flow of an Underlying Borosilicate Glass", Electronic Materials Conference, Santa Barbara, Jun. 2002, Abstract,(Jun. 2002),pp. 8-9. |
Mumola, P. B., et al., "Recent advances in thinning of bonded SOI wafers by plasma assisted chemical etching", Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, (1995),28-32. |
Nayak, D.K. , "High Performance GeSi quantum-well PMOS on SIMOX", International Electron Devices Meeting 1992. Technical Digest, (1992),777-80. |
Nichols, F A., "Surface-(inteface) and volume-diffusion contributions to morphological changes driven by capillarity", Transactions of the American Institute of Mining, Metallurgical and Petroleum Engineers, 233(10), (1965),1840-8. |
Omi, Hiroo , et al., "Semiconductor Surface with Strain Control", http://www.brl.ntt.co.jp/J/kouhou/katsudou/report00/E/report04<sub/>-e.html. |
O'Neill, A G ., et al., "High speed deep sub-micron MOSFET using high mobility strained silicon channel", ESSDERC '95. Proceedings of the 25th European Solid State Device Research Conference, (Sep. 1995), 109-12. |
Or, B S., et al., "Annealing effects of carbon in n-channel LDD MOSFETs", IEEE Electron Device Letters, 12(11), Dept of Electrical & Computing Engr, Oregon State Univ, Corvalis OR,(Nov. 1991),596-8. |
Ouyang, Q , et al., "Bandgap Engineering in Deep Submicron Vertical pMOSFETs", IEEE 58th DRC. Device Research Conference. Conference Digest, (2000), 27-28. |
Paine, D. C., "The Growth of Strained Si]-xGex Alloys on (100) Silicon Using Solid Phase Epitaxy", Journal of Materials Research, 5(5), (May 1990), 1023-1031. |
People, R. , "Calculation of critical layer thickness versus lattice mismatch for GexSi1-x/Si strained-layer heterostructures", Applied Physics Letters, 47(3), (Aug. 1, 1985),322-4. |
Rim, Kern , et al., "Fabrication and analysis of deep submicron strained-Si n-MOSFET's", IEEE Transactions on Electron Devices, 47(7), (Jul. 2000), 1406-1415. |
Rim, Kern , et al., "Strained Si NMOSFETs for High Performance CMOS Technology", 2001 Symposium on VLSI Technology. Digest of Technical Papers, (2001),59-60. |
Rim, Kern , et al., "Transconductance enhancement in deep submicron strained Si n-MOSFETs", International Electron Devices Meeting 1998. Technical Digest, (1998),707-710. |
Rubin, L , et al., "Effective gettering of oxygen by oxygen by high dose, high energy boron buried layers", 1998 International Conference on Ion Implantation Technology. Proceedings, 2(2), (1998), 1010-13. |
Sato, T , "Trench transformation technology using hydrogen annealing for realizing highly reliable device structure with thin dielectric films", 1998 Symposium on VLSI Technology Digest of Technical Papers, (1998),206-7. |
Sato, Tsutomu , "A New Substrate Engineering for the Formation of Empty Space in Silicon (ESS) Induced by Silicon Surface Migration", IEDM Digest, paper 20.6.1, (1999),20.6.1-20.6.4. |
Sugiyama, N , et al., "Formation of strained-silicon layer on thin relaxed-SiGe/SiO/sub 2//Si structure using SIMOX technology", Thin Solid Films, 369(1-2), (Jul. 2000), 199-202. |
Takagi, Shin-Ichi , "Strained-Si- and SiGe-On-Insulator (Strained-SOI and SGOI) MOSFETs for High Performance/Low Power CMOS Application", IEEE Device Research Conference, 2002. 60th DRC. Conference Digest, (2002),37-40. |
Tan, T. Y., et al., "Intrinsic gettering by oxide precipitate induced dislocations in Czochralski Si", Applied Physics Letters, 30(4), IBM System Products Div., Essex Junction, VT,(Feb. 15, 1977),175-6. |
U.S. Appl. No. 11/210,373, filed Aug. 24, 2005, Strained Si/SiGe Structures by Ion Implantation. |
U.S. Appl. No. 11/210,927, filed Aug. 24, 2005, Micro-Mechanically Strained Semiconductor Film. |
U.S. Appl. No. 11/214,495, filed Aug. 29, 2005, Semiconductor on Insulator Structure. |
U.S. Appl. No. 11/318,124, filed Dec. 23, 2005, Strained Semiconductor by Wafer Bonding With Misorientation. |
Verdonckt-Vandebroek,, Sophie , et al., "SiGe-Channel Heterjunction p-MOSFET's", IEEE Transactions on Electron Devices, 41(1), (Jan. 1994),90-101. |
Welser, J , et al., "Strain dependence of the performance enhancement in strained-Si n-MOSFETs", IEEE International Electron Devices Meeting 1994. Technical Digest, (Dec. 11-14, 1994),373-376. |
Whitwer, F. D., et al., "DLTS characterization of precipitation induced microdefects", Materials Issues in Silicon Integrated Circuit Processing Symposium, (Apr. 1986),53-57. |
Wijaranakula, W. , et al., "Effect of Pre- and Postepitaxial Deposition Annealing on Oxygen Precipitation in Silicon", Journal of Materials Research, 1(5), Dept of Electr & Comput Eng, Oregon State Univ, Corvallis, OR, (Sep.-Oct. 1986),698-704. |
Wijaranakula, W. , et al., "Effect of preanneal heat treatment on oxygen precipitation in epitaxial silicon", Materials Issues in Silicon Integrated Circuit Processing Symposium, (Apr. 1986),139-44. |
Wijaranakula, W. , et al., "Internal Gettering Heat Treatments and Oxygen Precipitation in Epitaxial Silicon Wafers", Journal of Materials Research, 1(5), Dept of Electr & Comput. Eng, Oregon State Univ., Corvallis, OR,(Sep.-Oct. 1986),693-7. |
Wijaranakula, W. , et al., "Oxygen precipitation in p/p+(100) epitaxial silicon material", Journal of the Electrochemical Society, 134(9), SEH America, Inc., Mater. Characterization Lab., Vancouver, WA,(Sep. 1987),2310-16. |
Wild, Dipl.ing. M., "Laser Assisted Bonding of Silicon and Glass in Micro-System Technology", http://www.ilt.fhg.de/eng/jb00-s42.html. Fraunhofer ILT-jb00-s42,(2003),1. |
Wolf, S., et al., "Silicon Processing For The VLSI ERA", Lattice Press,1, (1986), 280-286. |
Xiao, Q. , et al., "Preparation of thin Strained Si Film by Low Temperature Ge Ion Implantation and High Temperature Annealing", Solid-State and Integrated Circuits Technology, 2004. Proceedings 7th Int'l Conf., 3(3), (Oct. 18, 2004). |
Xuan, Peiqi , et al., "60nm Planarized Ultra-thin Body Solid Phase Epitaxy MOSFETs", IEEE Device Research Conference, Conference Digest 58th DRC, (Jun. 19-21, 2000),67-68. |
Yang, D. , et al., "Intrinsic Gettering in Nitrogen Doped Czochralski Crystal Silicon", High Purity Silicon VI. Proceedings of the Sixth International Symposium (Electrochemical Society Proceedingsvol. 2000-17) (SPIE vol. 4218), (2000),357-61. |
Yang, Deren , et al., "Nitrogen in Czochralski Silicon", 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings, 1(1), (2001),255-60. |
Yin, Haizhou , "High Ge-Content Relaxed Sil-xGex Layers by Relaxation on Complaint Substrate with Controlled Oxidation", Electronic Materials Conference, Santa Barbara, Jun. 2002, 8. |
Zhu, Z H., et al., "Wafer bonding and its application on compliant universal (CU) substrates", Conference Proceedings, 10th Annual Meeting IEEE Lasers and Electro-Optics Society, (Nov. 10-13, 1996),31. |
Zhu, Z H., et al., "Wafer bonding technology and its applications in optoelectronic devices and materials", IEEE Journal of Selected Topics in Quantum Electronics, (Jun. 1997),927-936. |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090256243A1 (en) * | 2002-03-25 | 2009-10-15 | Micron Technology, Inc. | Low k interconnect dielectric using surface transformation |
US20060258063A1 (en) * | 2003-05-21 | 2006-11-16 | Micron Technology, Inc. | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers |
US7687329B2 (en) | 2003-05-21 | 2010-03-30 | Micron Technology, Inc. | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers |
Also Published As
Publication number | Publication date |
---|---|
US20040232422A1 (en) | 2004-11-25 |
US20060258123A1 (en) | 2006-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7501329B2 (en) | Wafer gettering using relaxed silicon germanium epitaxial proximity layers | |
US7394111B2 (en) | Strained Si/SiGe structures by ion implantation | |
US7662701B2 (en) | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers | |
US7041575B2 (en) | Localized strained semiconductor on insulator | |
US7405444B2 (en) | Micro-mechanically strained semiconductor film | |
US7084429B2 (en) | Strained semiconductor by wafer bonding with misorientation | |
US6689671B1 (en) | Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate | |
KR101137155B1 (en) | Low defect si:c layer with retrograde carbon profile | |
KR100560357B1 (en) | Method for manufacturing of a semiconductor substrate and semiconductor device | |
EP0323896B1 (en) | Complementary semiconductor device | |
US7115480B2 (en) | Micromechanical strained semiconductor by wafer bonding | |
JP2907128B2 (en) | Field effect transistor and method for manufacturing the same | |
Garcia et al. | High-quality CMOS in thin (100 nm) silicon on sapphire | |
US20040009626A1 (en) | Implantation at elevated temperatures for amorphization re-crystallization of Si1-xGex films on silicon substrates | |
JP2988414B2 (en) | Method for manufacturing semiconductor device | |
US8659083B2 (en) | Enhancement of charge carrier mobility in transistors | |
US20040206951A1 (en) | Ion implantation in channel region of CMOS device for enhanced carrier mobility | |
Lind | Dopant-Defect Interactions in Si Doped InGaAs | |
JPS63249377A (en) | Schottky barrier gate field effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FORBES, LEONARD;REEL/FRAME:014105/0299 Effective date: 20030505 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20170310 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |