Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS8143113 B2
Tipo de publicaciónConcesión
Número de solicitudUS 12/630,939
Fecha de publicación27 Mar 2012
Fecha de presentación4 Dic 2009
Fecha de prioridad4 Dic 2009
También publicado comoUS8507892, US20110133161, US20120138900
Número de publicación12630939, 630939, US 8143113 B2, US 8143113B2, US-B2-8143113, US8143113 B2, US8143113B2
InventoresSarunya Bangsaruntip, Josephine B. Chang, Isaac Lauer, Jeffrey W. Sleight
Cesionario originalInternational Business Machines Corporation
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Omega shaped nanowire tunnel field effect transistors fabrication
US 8143113 B2
Resumen
A method for forming a nanowire tunnel field effect transistor device includes forming a nanowire connected to a first pad region and a second pad region, the nanowire including a core portion and a dielectric layer, forming a gate structure on the dielectric layer of the nanowire, forming a first protective spacer on portions of the nanowire, implanting ions in a first portion of the exposed nanowire and the first pad region, implanting in the dielectric layer of a second portion of the exposed nanowire and the second pad region, removing the dielectric layer from the second pad region and the second portion, removing the core portion of the second portion of the exposed nanowire to form a cavity, and epitaxially growing a doped semiconductor material in the cavity to connect the exposed cross sections of the nanowire to the second pad region.
Imágenes(7)
Previous page
Next page
Reclamaciones(20)
1. A method for forming a nanowire tunnel field effect transistor (FET) device, the method comprising:
forming a nanowire connected to a first pad region and a second pad region on a semiconductor substrate, the nanowire including a core portion and a dielectric layer on the core portion, the first pad region and the second pad region including a dielectric layer;
forming a gate structure on a portion of the dielectric layer of the nanowire;
forming a first protective spacer adjacent to sidewalls of the gate structure and on portions of the nanowire extending from the gate structure;
implanting a first type of ions in a first portion of the exposed nanowire and the first pad region;
implanting a second type of ions in the dielectric layer of a second portion of the exposed nanowire and the second pad region;
removing the dielectric layer from the second pad region and the second portion of the exposed nanowire to reveal the core portion of the second portion of the exposed nanowire;
removing the core portion of the second portion of the exposed nanowire to form a cavity partially defined by the core portion of the nanowire surrounded by the gate structure and the spacer; and
epitaxially growing a doped semiconductor material in the cavity from exposed cross sections of the nanowire and the second pad region to connect the exposed cross sections of the nanowire to the second pad region.
2. The method of claim 1, wherein the method further includes forming a protective spacer material over the epitaxially grown doped semiconductor material and the first portion of the exposed nanowire.
3. The method of claim 1, wherein the method further includes forming a silicide material on the first pad region, the second pad region, and the gate structure.
4. The method of claim 3, wherein the method further includes forming conductive contacts on the first pad region, the second pad region, and the gate structure.
5. The method of claim 1, wherein the core portion of the nanowire includes silicon.
6. The method of claim 1, wherein the dielectric layer includes a first dielectric material formed on the nanowire and a second dielectric material formed on the first dielectric material.
7. The method of claim 1, wherein the first type of ions are n-type ions.
8. The method of claim 1, wherein the first type of ions are implanted at an angle (α).
9. The method of claim 8, wherein the angle α is between 5 and 50 degrees relative to a normal line from the semiconductor substrate.
10. The method of claim 1, wherein the second type of ions are operative to damage the dielectric layer of the second portion of the exposed nanowire.
11. The method of claim 1, wherein the second type of ions are implanted at an angle (β).
12. The method of claim 11, wherein the angle β is between 5 and 50 degrees relative to a normal line from the semiconductor substrate.
13. The method of claim 1, wherein the method further includes forming a silicide layer on the epitaxially growing a doped semiconductor material.
14. The method of claim 1, wherein the epitaxially grown doped semiconductor material is silicon.
15. The method of claim 1, wherein the epitaxially grown doped semiconductor material is a SiGe alloy.
16. The method of claim 1, wherein the epitaxially grown doped semiconductor material is Ge.
17. The method of claim 1, wherein the first gate structure includes a silicon oxide layer disposed on a channel portion of the nanowire, a dielectric layer disposed on the silicon oxide layer, and a metal layer disposed on the dielectric layer.
18. The method of claim 1, wherein the protective spacer includes a nitride material.
19. The method of claim 1, wherein the epitaxially grown doped semiconductor material is an in-situ doped material.
20. The method of claim 1, wherein the method further comprises heating the device to diffuse dopants from the doped semiconductor material into portions of the nanowire.
Descripción
CROSS REFERENCE TO RELATED APPLICATIONS

This application is related to co-pending application Ser. Nos. 12/631,199, 12/631,205, 12/630,942, 12/631,213 and 12/631,342, all of which are incorporated by reference herein.

FIELD OF INVENTION

The present invention relates to semiconductor nanowire tunnel field effect transistors.

DESCRIPTION OF RELATED ART

A nanowire tunnel field effect transistor (FET) includes doped portions of nanowire that contact the channel region and serve as source and drain regions of the device. Previous fabrication methods that used ion-implantation to dope the small diameter nanowire may result in undesirable amorphization of the nanowire or an undesirable junction doping profile.

BRIEF SUMMARY

In one aspect of the present invention, a method for forming a nanowire tunnel field effect transistor (FET) device includes forming a nanowire connected to a first pad region and a second pad region on a semiconductor substrate, the nanowire including a core portion and a dielectric layer on the core portion, the first pad region and the second pad region including a dielectric layer, forming a gate structure on a portion of the dielectric layer of the nanowire, forming a first protective spacer adjacent to sidewalls of the gate structure and on portions of the nanowire extending from the gate structure, implanting a first type of ions in a first portion of the exposed nanowire and the first pad region, implanting a second type of ions in the dielectric layer of a second portion of the exposed nanowire and the second pad region, removing the dielectric layer from the second pad region and the second portion of the exposed nanowire to reveal the core portion of the second portion of the exposed nanowire, removing the core portion of the second portion of the exposed nanowire to form a cavity partially defined by the core portion of the nanowire surrounded by the gate structure and the spacer, and epitaxially growing a doped semiconductor material in the cavity from exposed cross sections of the nanowire and the second pad region to connect the exposed cross sections of the nanowire to the second pad region.

In another aspect of the present invention, a nanowire tunnel field effect transistor (FET) device includes a channel region disposed on a semiconductor substrate including a silicon portion having a first distal end and a second distal end, the silicon portion is surrounded by a gate structure disposed on the silicon portion, a drain region including an n-type doped silicon portion extending from the first distal end, a cavity partially defined by the second distal end of the silicon portion and an inner diameter of the gate structure, a source region including a doped epi-silicon nanowire extension epitaxially extending from the second distal end of the silicon portion in the cavity.

Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:

FIGS. 1-12 illustrate an exemplary method for forming a tunnel field effect transistor (FET) device.

DETAILED DESCRIPTION

With reference now to FIG. 1, a silicon on insulator (SOI) portion 102 is defined on a buried oxide (BOX) layer 104 that is disposed on a silicon substrate 100. The SOI portion 102 includes a SOI pad region 106, a SOI pad region 108, and nanowire portions 109. The SOI portion 102 may be patterned by the use of lithography followed by an etching process such as, for example, reactive ion etching (RIE).

FIG. 2 illustrates nanowires 110 disposed on the BOX layer 104 that are smoothed to form elliptical shaped (and in some cases, cylindrical shaped) nanowires 110 on the BOX layer 104. The smoothing of the nanowires may be performed by, for example, annealing of the nanowires 109 in hydrogen. Example annealing temperatures may be in the range of 600° C.-900° C., and a hydrogen pressure of approximately 600 torr to 7 torr. The diameter of the nanowires 110 may be reduced by an oxidation process. The reduction of the diameter of the nanowires 110 may be performed by, for example, an oxidation of the nanowires 110 followed by the etching of the grown oxide. The oxidation and etching process may be repeated to achieve a desired nanowire 110 diameter. Once the diameters of the nanowires 110 have been reduced, gates are formed over the channel regions of the nanowires 110 (described below).

FIG. 3 illustrates gates 402 that are formed on the nanowires 110, as described in further detail below, and capped with a polysilicon layer (capping layer) 404. A hardmask layer 406, such as, for example silicon nitride (Si3N4) is deposited over the polysilicon layer 404. The polysilicon layer 404 and the hardmask layer 406 may be formed by depositing polysilicon material over the BOX layer 104 and the SOI portion 102, depositing the hardmask material over the polysilicon material, and etching by RIE to form the polysilicon layer 406 and the hardmask layer 404. The etching of the gate 402 may be performed by directional etching that results in straight sidewalls of the gate 402. Following the directional etching, polysilicon 404 remains under the nanowires 110 and outside the region encapsulated by the gate 402. Isotropic etching may be performed to remove polysilicon 404 from under the nanowires 110.

FIG. 4A illustrates a cross sectional view of a gate 402 along the line A-A (of FIG. 3). The gate 402 is formed by depositing a first gate dielectric layer (high K layer) 502, such as silicon dioxide (SiO2) around a channel portion of the nanowire 110 and on the SOI pad regions 106 and 108. A second gate dielectric layer (high K layer) 504 such as, for example, hafnium oxide (HfO2) is formed around the first gate dielectric layer 502. A metal layer 506 such as, for example, tantalum nitride (TaN) is formed on the second gate dielectric layer 504. The metal layer 506 is surrounded by polysilicon layer 404 (of FIG. 3). Doping the polysilicon layer 404 with impurities such as boron (p-type), or phosphorus (n-type) makes the polysilicon layer 404 conductive. The metal layer 506 is removed by an etching process such as, for example, RIE from the nanowire 110 and the SOI pad regions 106 and 108 that are outside of the channel region, and results in the gate 402. FIG. 4B illustrates a cross sectional view of a portion of the nanowire 110 along the line B-B (of FIG. 3).

FIG. 5 illustrates the spacer portions 604 formed along opposing sides of the polysilicon layer 404. The spacers are formed by depositing a blanket dielectric film such as silicon nitride and etching the dielectric film from all horizontal surfaces by RIE. The spacer walls 604 are formed around portions of the nanowire 110 that extend from the polysilicon layer 404 and surround portions of the nanowires 110.

FIG. 6 illustrates a cross-sectional view of FIG. 5 following the formation of the spacers 604. In the illustrated embodiment, the exposed dielectric layers 502 and 504 on one side of the device are doped with n-type ions 702 that are implanted at an angle (α), the angle α may, for example, range from 5-50 degrees. The implantation of the n-type ions 702 at the angle α exposes one side of the device to the n-type ions 702, while the opposing side remains unexposed due to the height and position of the polysilicon layer 404. Once the ions 702 are implanted, an annealing process is performed to overlap the device. The annealing process results in a shallow doping gradient of n-type ions in the channel region of the device.

FIG. 7 illustrates a cross-sectional view of the device. In the illustrated embodiment the exposed dielectric layers 502 and 504 on the opposing side of the device (the un-doped side) is implanted with ions 802 at an angle (β). The ions 802 may include, for example, germanium, argon, or xenon. The implantation of the ions 802 at the angle β in the dielectric layers 502 and 504 damages the dielectric layers dielectric layers 502 and 504 on the un-doped side of the device, while the doped side of the device remains unexposed to the ions 802.

FIG. 8 illustrates a cross-sectional view of the resultant structure following a wet etching process such as, for example, a HF chemical etch that removes the damaged dielectric layers 502 and 504 that were implanted with the ions 802 (of FIG. 8) from the nanowire 110. The n-type doped dielectric layers 502 and 505 remain on the nanowire 110.

FIG. 9 illustrates a cross-sectional view of the resultant structure following an etching process, such as, for example, a wet chemical or vapor etching process that etches exposed silicon, and removes the exposed silicon nanowire 110. The etching process removes a portion of the nanowire 110 that is surrounded by the spacer wall 604 and the gate 402 to recess the nanowires 110 into the gates 402, and form a cavity 1002 defined by the gate 402, the nanowire 110, the BOX layer 104, and the spacer wall 604.

The lateral etching process that forms cavity 1002 may be time based. Width variation in spacer 604 may lead to variations in the position of the edges of the recessed nanowire 110. The etching rate in the cavity 1002 depends on the size of the cavity, with narrower orifice corresponding to slower etch rates. Variations in the nanowire size will therefore lead to variations in the depth of cavity 1002.

FIG. 10 illustrates cross-sectional views of the resultant structures following a selective epi-silicon growth to form nanowire extensions 1102 and 1104. The nanowire extension 1102 is epitaxially grown in the cavity 1022 (of FIG. 9) from the exposed nanowire 110 in the gate 402 to form the nanowire extension 1102. The nanowire extension 1104 is epitaxially grown from the SOI pad region 108. The nanowire extensions 1102 and 1104 are grown until they meet to connect the SOI pad region 108 to the nanowire 110 in the channel region of the gate 402. The nanowire extensions 1102 and 1104 are formed by epitaxially growing, for example, in-situ doped silicon (Si), a silicon germanium (SiGe), or germanium (Ge) that may be either n-type or p-type doped. As an example, a chemical vapor deposition (CVD) reactor may be used to perform the epitaxial growth. Precursors for silicon epitaxy include SiCl4, SiH4 combined with HCL. The use of chlorine allows selective deposition of silicon only on exposed silicon surfaces. A precursor for SiGe may be GeH4, which may obtain deposition selectivity without HCL. Precursors for dopants may include PH3 or AsH3 for n-type doping and B2H6 for p-type doping. Deposition temperatures may range from 550° C. to 1000° C. for pure silicon deposition, and as low as 300° C. for pure Ge deposition.

Once epi-nanowire extensions 1102 and 1104 are formed, the doping may be activated by, for example, a laser or flash anneal process. The laser or flash annealing may reduce diffusion of ions into the channel region 1105 of the gate 402, and result in a high uniform concentration of doping in the epi-nanowire extensions 1102 and 1104 with an abrupt junction in the nanowires 110.

FIG. 11 illustrates a cross-sectional view of the structure following the formation of a spacer 1202. The spacer 1202 is formed by depositing a layer of spacer material such as, for example, silicon nitride or silicon dioxide and etching the spacer material using, for example, RIE to form the spacers 1202. The hardmask layer 406 may also be removed in the RIE process.

FIG. 12 illustrates the resultant structure following silicidation where a silicide 1302 is formed on the SOI pad region 106 (the drain region D) and the SOI pad region 108 (the source region S), and over the polysilicon layer 404 (the gate region G). Examples of silicide forming metals include Ni, Pt, Co, and alloys such as NiPt. When Ni is used the NiSi phase is formed due to its low resistivity. For example, formation temperatures include 400-600° C. Once the silicidation process is performed, capping layers and vias for connectivity (not shown) may be formed and a conductive material such as, Al, Au, Cu, or Ag may be deposited to form contacts 1304.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, element components, and/or groups thereof.

The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated

The diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.

While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US499500131 Oct 198819 Feb 1991International Business Machines CorporationMemory cell and read circuit
US53084455 Oct 19923 May 1994Rohm Co., Ltd.Method of manufacturing a semiconductor device having a semiconductor growth layer completely insulated from a substrate
US54380187 Dic 19931 Ago 1995Fujitsu LimitedMethod of making semiconductor device by selective epitaxial growth
US555262223 Jun 19953 Sep 1996Mitsuteru KimuraTunnel transistor
US55743087 Jun 199512 Nov 1996Fujitsu LimitedSemiconductor device and its manufacturing method
US566804630 Mar 199516 Sep 1997Nec CorporationMethod of producing a semiconductor on insulating substrate, and a method of forming transistor thereon
US636546519 Mar 19992 Abr 2002International Business Machines CorporationSelf-aligned double-gate MOSFET by selective epitaxy and silicon wafer bonding techniques
US664211518 Oct 20004 Nov 2003International Business Machines CorporationDouble-gate FET with planarized surfaces and self-aligned silicides
US665320928 Sep 200025 Nov 2003Canon Kabushiki KaishaMethod of producing silicon thin film, method of constructing SOI substrate and semiconductor device
US680614130 Oct 200319 Oct 2004Hewlett-Packard Development Company, L.P.Field effect transistor with gate layer and method of making same
US6855606 *20 Feb 200315 Feb 2005Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor nano-rod devices
US688205129 Mar 200219 Abr 2005The Regents Of The University Of CaliforniaNanowires, nanostructures and devices fabricated therefrom
US689122720 Mar 200210 May 2005International Business Machines CorporationSelf-aligned nanotube field effect transistor and method of fabricating same
US690301316 May 20037 Jun 2005Chartered Semiconductor Manufacturing Ltd.Method to fill a trench and tunnel by using ALD seed layer and electroless plating
US699614729 Mar 20027 Feb 2006The Regents Of The University Of CaliforniaMethods of fabricating nanostructures and nanowires and devices fabricated therefrom
US71017623 Feb 20055 Sep 2006International Business Machines CorporationSelf-aligned double gate mosfet with separate gates
US715120931 May 200519 Dic 2006Nanosys, Inc.Methods of making, positioning and orienting nanostructures, nanostructure arrays and nanostructure devices
US718010725 May 200420 Feb 2007International Business Machines CorporationMethod of fabricating a tunneling nanotube field effect transistor
US72530609 Mar 20057 Ago 2007Samsung Electronics Co., Ltd.Gate-all-around type of semiconductor device and method of fabricating the same
US729761530 Ene 200620 Nov 2007Samsung Electronics, Co., Ltd.Si nanowire substrate, method of manufacturing the same, and method of manufacturing thin film transistor using the same
US731177629 Dic 200425 Dic 2007The Regents Of The University Of CaliforniaLocalized synthesis and self-assembly of nanostructures
US74430257 Jun 200528 Oct 2008Broadcom CorporationThermally improved placement of power-dissipating components onto a circuit board
US744602530 Abr 20074 Nov 2008International Business Machines CorporationMethod of forming vertical FET with nanowire channels and a silicided bottom contact
US744937331 Mar 200611 Nov 2008Intel CorporationMethod of ion implanting for tri-gate devices
US745277812 Abr 200518 Nov 2008Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor nano-wire devices and methods of fabrication
US74560688 Jun 200625 Nov 2008Intel CorporationForming ultra-shallow junctions
US745647627 Jun 200325 Nov 2008Intel CorporationNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US749821128 Dic 20053 Mar 2009Intel CorporationIndependently controlled, double gate nanowire memory cell with self-aligned contacts
US755033323 May 200623 Jun 2009Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US756994122 Dic 20064 Ago 2009The Regents Of The University Of CaliforniaMethods of fabricating nanostructures and nanowires and devices fabricated therefrom
US7642578 *16 Dic 20055 Ene 2010Samsung Electronics Co., Ltd.Semiconductor device having a round-shaped nano-wire transistor channel and method of manufacturing same
US779114421 Jul 20097 Sep 2010International Business Machines CorporationHigh performance stress-enhance MOSFET and method of manufacture
US779965719 May 200821 Sep 2010Freescale Semiconductor, Inc.Method of fabricating a substrate for a planar, double-gated, transistor process
US7803675 *2 Oct 200728 Sep 2010Samsung Electronics Co., Ltd.Gate-all-around type semiconductor device and method of manufacturing the same
US78343455 Sep 200816 Nov 2010Taiwan Semiconductor Manufacturing Company, Ltd.Tunnel field-effect transistors with superlattice channels
US7893506 *4 Ago 201022 Feb 2011Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US2004014997831 Ene 20035 Ago 2004Greg SniderMolecular-junction-nanowire-crossbar-based inverter, latch, and flip-flop circuits, and more complex circuits composed, in part, from molecular-junction-nanowire-crossbar-based inverter, latch, and flip-flop circuits
US2004016664220 Feb 200326 Ago 2004Hao-Yu ChenSemiconductor nano-rod devices
US20050121706 *7 Ene 20059 Jun 2005Hao-Yu ChenSemiconductor nano-rod devices
US2005026664529 Nov 20041 Dic 2005Jin-Jun ParkPhosphorous doping methods of manufacturing field effect transistors having multiple stacked channels
US2005027501012 Abr 200515 Dic 2005Hung-Wei ChenSemiconductor nano-wire devices and methods of fabrication
US2006003314513 Ago 200416 Feb 2006Ronald KakoschkeIntegrated memory device and process
US2007000121930 Jun 20054 Ene 2007Marko RadosavljevicBlock contact architectures for nanoscale channel transistors
US2007026761922 May 200622 Nov 2007Thomas NirschlMemory using tunneling field effect transistors
US2007026770317 May 200622 Nov 2007Chartered Semiconductor Manufacturing Ltd.Strained channel transistor and method of fabrication thereof
US200702846139 Jun 200613 Dic 2007Chi On ChuiStrain-inducing semiconductor regions
US200800146897 Jul 200617 Ene 2008Texas Instruments IncorporatedMethod for making planar nanowire surround gate mosfet
US2008006128411 Sep 200613 Mar 2008International Business Machines CorporationNanowire MOSFET with doped epitaxial contacts for source and drain
US2008006749520 Jun 200720 Mar 2008Interuniversitair Microelektronica Centrum (Imec)Tunnel effect transistors based on silicon nanowires
US2008006760714 Sep 200720 Mar 2008Interuniversitair Microelektronica Centrum (Imec)Tunnel effect transistors based on elongate monocrystalline nanostructures having a heterostructure
US200800790412 Oct 20073 Abr 2008Samsung Electronics Co, Ltd.Gate-all-around type semiconductor device and method of manufacturing the same
US2008012193218 Sep 200629 May 2008Pushkar RanadeActive regions with compatible dielectric layers
US200801359498 Dic 200612 Jun 2008Agency For Science, Technology And ResearchStacked silicon-germanium nanowire structure and method of forming the same
US2008014285326 Feb 200819 Jun 2008Freescale Semiconductor, Inc.Multi-channel transistor structure and method of making thereof
US2008014991415 Jun 200726 Jun 2008Qunano AbNanoelectronic structure and method of producing such
US2008014999728 Ago 200726 Jun 2008Samsung Electronics Co., Ltd.Nonvolatile memory device and method of operating the same
US2008015002513 Dic 200626 Jun 2008Versatilis LlcMethods of Making Semiconductor-Based Electronic Devices on a Wire and by Forming Freestanding Semiconductor Structures, and Devices That Can Be Made Thereby
US2008017975211 Sep 200731 Jul 2008Takashi YamauchiMethod of making semiconductor device and semiconductor device
US2008019119625 May 200714 Ago 2008Wei LuNanowire heterostructures
US200802242247 Mar 200818 Sep 2008Interuniversitair Microelektronica Centrum Vzw (Imec)Tunnel field-effect transistor with gated tunnel barrier
US2008022725922 May 200818 Sep 2008International Business Machines CorporationSELF-ALIGNED PROCESS FOR NANOTUBE/NANOWIRE FETs
US200802460213 Oct 20079 Oct 2008Samsung Electronic Co., Ltd.,Single electron transistor and method of manufacturing the same
US200802472265 Abr 20079 Oct 2008Micron Technology, Inc.Memory devices having electrodes comprising nanowires, systems including same and methods of forming same
US2008029041821 May 200827 Nov 2008Kalburge Amol MMethod for Integrating Nanotube Devices with CMOS for RF/Analog SoC Applications
US2009002655325 Jul 200729 Ene 2009Krishna Kumar BhuwalkaTunnel Field-Effect Transistor with Narrow Band-Gap Channel and Strong Gate Coupling
US2009005765027 Feb 20085 Mar 2009President And Fellows Of Harvard CollegeNanoscale wires and related devices
US200900577625 Sep 20075 Mar 2009International Business Machines CorporationNanowire Field-Effect Transistors
US200900615685 Sep 20075 Mar 2009International Business Machines CorporationTechniques for Fabricating Nanowire Field-Effect Transistors
US2009009093419 Sep 20089 Abr 2009Tsutomu TezukaField Effect Transistor and Method for Manufacturing the Same
US2009013446731 Oct 200828 May 2009Renesas Technology Corp.Semiconductor device and a method of manufacturing the same
US2009014901211 Feb 200911 Jun 2009Brask Justin KMethod of forming a nonplanar transistor with sidewall spacers
US2009018147724 Mar 200916 Jul 2009Synopsys, Inc.Integrated Circuit On Corrugated Substrate
US20090294864 *10 Ago 20093 Dic 2009Samsung Electronics Co., Ltd.Mos field effect transistor having plurality of channels
EP0217811A131 Ene 198615 Abr 1987Caterpillar IncEngine having a multipiece cylinder block.
KR20090044799A Título no disponible
WO2002084757A111 Abr 200224 Oct 2002Franz HofmannHeterostructure component
WO2008069765A17 Dic 200712 Jun 2008Agency Science Tech & ResA stacked silicon-germanium nanowire structure and a method of forming the same
Otras citas
Referencia
1Alexander J. Gates, "Designing a Nanoelectronic Circuit to Control a Millimeter-scale Walking Robot," Mitre Technical Paper, Aug. 2004, http://www.mitre.org/work/tech-papers/tech-papers-04/04-1248/04-1248.pdf.
2Alexander J. Gates, "Designing a Nanoelectronic Circuit to Control a Millimeter-scale Walking Robot," Mitre Technical Paper, Nov. 2004, http://www.mitre.org/work/tech-papers/tech-papers-04/04-1248/04-1248.pdf.
3Alexander J. Gates, "Designing a Nanoelectronic Circuit to Control a Millimeter-scale Walking Robot," Mitre Technical Paper, Aug. 2004, http://www.mitre.org/work/tech—papers/tech—papers—04/04—1248/04—1248.pdf.
4Alexander J. Gates, "Designing a Nanoelectronic Circuit to Control a Millimeter-scale Walking Robot," Mitre Technical Paper, Nov. 2004, http://www.mitre.org/work/tech—papers/tech—papers—04/04—1248/04—1248.pdf.
5Andriotis et al., Realistic nanotube-metal contact configuration for molecular electronics applications, IEEE Sensors Journal, vol. 8, No. 6, Jun. 2008.
6Buddharaju et al., ‘Gate-All-Around Si-Nanowire CMOS Inverter Logic Fabricated Using Top-Down Approach’, European Solid-State Device Research Conference, Sep. 11, 2007, pp. 303-306.
7Buddharaju et al., 'Gate-All-Around Si-Nanowire CMOS Inverter Logic Fabricated Using Top-Down Approach', European Solid-State Device Research Conference, Sep. 11, 2007, pp. 303-306.
8Chen et al., ‘Demonstration of Tunneling FETs Based on Highly Scalable Verticle Silicon Nanowires’, IEEE Electron Device Letters, vol. 30, No. 7, Jult 2009, pp. 754-756.
9Chen et al., 'Demonstration of Tunneling FETs Based on Highly Scalable Verticle Silicon Nanowires', IEEE Electron Device Letters, vol. 30, No. 7, Jult 2009, pp. 754-756.
10 *Copending U.S. Appl. No. 12/630,942 (2011/0133169).
11Ernst et al., "3D Multichannels and Stacked Nanowires Technologies for New Design Opportunities in Nanoelectronics," IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, 2008. ICICDT 2008. Jun. 2-4, 2008 pp. 265-268.
12G.W. Neudeck, "An Overview of Double-Gate MOSFETs," Proceedings of 15th Biennial University/Government/Industry Microelectronics Symposium. UGIM 2003. New York, NY: IEEE, US, Jun. 30-Jul. 2, 2003., Jun. 30, 2003, pp. 214-217.
13Hu et al., ‘Fringing field effects on electrical resistivity of semiconductor nanowire-metal contacts’, Applied Physics Letters 92, 083503—2008.
14Hu et al., 'Fringing field effects on electrical resistivity of semiconductor nanowire-metal contacts', Applied Physics Letters 92, 083503-2008.
15International Search Report; International Application No. PCT/EP2010/066483; International Filing Date: Oct. 29, 2010; Date of Mailing: Feb. 7, 2011.
16International Search Report; International Application No. PCT/EP2010/066961; International Filing Date: Nov. 8, 2010; Date of Mailing: Feb. 10, 2011.
17International Search Report; International Application No. PCT/US2011/029304; International Filing Date: Mar. 22, 2011; Date of Mailing: May 20, 2011.
18International Search Report-Written Opinion; International Application No. PCT/EP2010/066483; International Filing Date: Oct. 29, 2010; Date of Mailing: Feb. 7, 2011.
19International Search Report—Written Opinion; International Application No. PCT/EP2010/066483; International Filing Date: Oct. 29, 2010; Date of Mailing: Feb. 7, 2011.
20International Search Report-Written Opinion; International Application No. PCT/EP2010/066961; International Filing Date: Nov. 8, 2010; Date of Mailing: Feb. 10, 2011.
21International Search Report—Written Opinion; International Application No. PCT/EP2010/066961; International Filing Date: Nov. 8, 2010; Date of Mailing: Feb. 10, 2011.
22International Search Report-Written Opinion; International Application No. PCT/US2011/029304; International Filing Date: Mar. 22, 2011; Date of Mailing: May 20, 2011.
23International Search Report—Written Opinion; International Application No. PCT/US2011/029304; International Filing Date: Mar. 22, 2011; Date of Mailing: May 20, 2011.
24Jie Xiang et al., "Ge/Si Nanowire Heterostructures as High-Performance Field-Effect Transistors," Nature 441, 489-493 (May 25, 2006).
25Knoch et al., ‘Tunneling phenomena in carbon nanotube field-effect transistors’, Phys Stat Sol. (a) 205, No. 4, 679-694 (2008).
26Knoch et al., 'Tunneling phenomena in carbon nanotube field-effect transistors', Phys Stat Sol. (a) 205, No. 4, 679-694 (2008).
27Lauhon et al., ‘Epitaxial core-shell and core-multishell nanowire heterostructures’, Nature, vol. 420, Nov. 7, 2002, pp. 57-61.
28Lauhon et al., 'Epitaxial core-shell and core-multishell nanowire heterostructures', Nature, vol. 420, Nov. 7, 2002, pp. 57-61.
29Leonard et ai., ‘Size-dependent effects on electrical contacts to nanotubes and nanowires’, Phys Rev Lett., Jul. 14, 2006; 97(2):026804.
30Leonard et ai., 'Size-dependent effects on electrical contacts to nanotubes and nanowires', Phys Rev Lett., Jul. 14, 2006; 97(2):026804.
31M. M. Ziegler et al., "The CMOS/NANO Interface from a Circuits Perspective," ISCAS '03. Proceedings of the 2003 International Symposium on Circuits and Systems, 2003, May 25-28, 2003, vol. 4, pp. IV-904-IV-907.
32M. T. Bjork et al., "Silicon Nanowire Tunneling Field-Effect Transistors," Applied Physics Letters 92, 193504 (2008).
33Ma et al., ‘High-performance nanowire complementary metal-semiconductor inverters’, Applied Physics Letters 93, 053105—2008.
34Ma et al., 'High-performance nanowire complementary metal-semiconductor inverters', Applied Physics Letters 93, 053105-2008.
35N. Checka, ‘Circuit Architecture for 3D Integration’, Chapter 13 in Wafer Level 3-D ICs Process Technology, ed. C.S. Tan, Springer US, 2008, ISBN 978-0-387-76534-1.
36N. Checka, 'Circuit Architecture for 3D Integration', Chapter 13 in Wafer Level 3-D ICs Process Technology, ed. C.S. Tan, Springer US, 2008, ISBN 978-0-387-76534-1.
37Pavanello et al., "Evaluation of Triple-Gate FinFETs With SiO2-HfO2-TiN Gate Stack Under Analog Operation," Solid State Electronics, Elsevier Science Publishers, Barking, GB, vol. 51, No. 2, Mar. 7, 2007, pp. 285-291.
38R, Bahar, ‘Trends and Future Directions in Nano Structure Based Computing and Fabrication’, ICCD 2006, International Conf. on Computer Design, Oct. 1-4, 2007, pp. 522-527.
39R, Bahar, 'Trends and Future Directions in Nano Structure Based Computing and Fabrication', ICCD 2006, International Conf. on Computer Design, Oct. 1-4, 2007, pp. 522-527.
40Saumitra Raj mehrotra, A Simulation Study of Silicom Nanowire Field Effect Transistors (FETs), University of Cincinnati, Jul. 2007.
41Singh et al., ‘Si, SiGe Nanowire Devices by Top-Down Technology and Their Applications’, IEEE Transactions on Electron Devices, vol. 55, No. 11, Nov. 2008, pp. 3107-3118.
42Singh et al., 'Si, SiGe Nanowire Devices by Top-Down Technology and Their Applications', IEEE Transactions on Electron Devices, vol. 55, No. 11, Nov. 2008, pp. 3107-3118.
43Taichi Su et al., New Planar Self-Aligned Double-Gate Fully Depleted P-MOSFET's Using Epitaxial Lateral Overgrowth (ELO) and Selectively Grown Source/Drain (S/D).
Citada por
Patente citante Fecha de presentación Fecha de publicación Solicitante Título
US8441043 *14 Ene 201114 May 2013International Business Machines CorporationMaskless process for suspending and thinning nanowires
US20110108804 *14 Ene 201112 May 2011International Business Machines CorporationMaskless Process for Suspending and Thinning Nanowires
US20120153263 *17 Dic 201021 Jun 2012Benjamin Chu-KungTunnel field effect transistor
Clasificaciones
Clasificación de EE.UU.438/149, 257/E29.168, 438/151, 977/762, 977/938
Clasificación internacionalH01L21/00
Clasificación cooperativaY10S977/938, Y10S977/762, B82Y10/00, H01L21/31155, H01L21/26586, H01L29/78696, H01L29/0665, H01L21/31111
Clasificación europeaH01L29/06C6, H01L29/786S, H01L21/311B2, H01L21/3115B, B82Y10/00
Eventos legales
FechaCódigoEventoDescripción
9 Feb 2010ASAssignment
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BANGSARUNTIP, SARUNYA;CHANG, JOSEPHINE B.;LAUER, ISAAC;AND OTHERS;REEL/FRAME:023913/0243
Effective date: 20091222
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y