US8169227B2 - Probing apparatus with multiaxial stages for testing semiconductor devices - Google Patents

Probing apparatus with multiaxial stages for testing semiconductor devices Download PDF

Info

Publication number
US8169227B2
US8169227B2 US12/552,102 US55210209A US8169227B2 US 8169227 B2 US8169227 B2 US 8169227B2 US 55210209 A US55210209 A US 55210209A US 8169227 B2 US8169227 B2 US 8169227B2
Authority
US
United States
Prior art keywords
axis
probe card
adjusting module
stage
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/552,102
Other versions
US20100301890A1 (en
Inventor
Choon Leong Lou
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tecat Technologies Suzhou Ltd
Original Assignee
Star Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Star Technologies Inc filed Critical Star Technologies Inc
Assigned to STAR TECHNOLOGIES INC. reassignment STAR TECHNOLOGIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LOU, CHOON LEONG
Publication of US20100301890A1 publication Critical patent/US20100301890A1/en
Application granted granted Critical
Publication of US8169227B2 publication Critical patent/US8169227B2/en
Assigned to TECAT TECHNOLOGIES (SUZHOU) LIMITED reassignment TECAT TECHNOLOGIES (SUZHOU) LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STAR TECHNOLOGIES INC.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
    • G01R31/2891—Features relating to contacting the IC under test, e.g. probe heads; chucks related to sensing or controlling of force, position, temperature

Definitions

  • the present invention relates to a probing apparatus for semiconductor devices, and more particularly, to a probing apparatus equipped with a multiaxial manipulator for testing semiconductor devices such as the integrated circuit devices.
  • a probe card In the manufacturing process of integrated circuit devices, a probe card is used to probe electrical properties to select and discard integrated circuit devices that do not meet the product specifications. Traditionally, the probe card is designed according to the specification and the position of signal pads of the device under test, each probe is positioned on a supporter, and epoxy resin is used to adhere the probe onto the supporter. The probe card is then positioned on a printed circuit board conforming to the device under test. Finally, the position of each probe is precisely adjusted to meet the specification of the device under test in order to carry out accurate and steady electrical testing.
  • U.S. Pat. No. 5,861,759 shows an automatic probe card planarization system to planarize a first plane defined by a plurality of probes relative to a second plane defined by a top surface of a semiconductor wafer.
  • a camera is used to measure the height of at least three selected probes relative to the plane of the wafer. Based on the measured values, the position of the first plane relative to the second plane is adjusted accordingly.
  • U.S. Pat. No. 5,974,662 shows a method for planarizing probes.
  • the probes are mounted directly on a space transformer. This configuration is such that the orientation of the space transformer, and thus the orientation of the probes, can be adjusted without changing the orientation of the probe card.
  • an electrically conductive metal plate instead of the target semiconductor wafer, is provided as a reference plane.
  • a cable and a computer are also provided in such a way that a computer display shows whether a conductive path is created for each probe relative to the metal plate.
  • One aspect of the present invention provides a probing apparatus equipped with a multiaxial manipulator for testing semiconductor devices such as the integrated circuit devices.
  • a probing apparatus for testing semiconductor devices comprises a housing configured to define a testing chamber, a device carrier positioned in the housing and configured to receive the semiconductor device, a platen positioned on the housing, an alignment module positioned on the platen, a planarity-adjusting module positioned on the alignment module, an angular adjusting module positioned on the planarity-adjusting module, and a card holder positioned on the angular adjusting module and configured to receive a probe card having a plurality of probes.
  • a probe card manipulator comprising a base, an alignment module positioned on the base, a planarity-adjusting module positioned on the alignment module, an angular adjusting module positioned on the planarity-adjusting module, and a card holder positioned on the angular adjusting module and configured to receive the probe card having a plurality of probes.
  • FIG. 1 illustrates a probing apparatus for testing semiconductor devices 24 according to one embodiment of the present invention
  • FIG. 2 illustrates the manipulator according to one embodiment of the present invention
  • FIG. 3 illustrates the alignment module according to one embodiment of the present invention.
  • FIG. 4 illustrates the planarity-adjusting module and the angular adjusting module according to one embodiment of the present invention.
  • FIG. 1 illustrates a probing apparatus 10 for testing semiconductor devices 24 according to one embodiment of the present invention.
  • the probing apparatus 10 comprises a housing 12 configured to define a testing chamber 14 , a stand 18 positioned in the housing 14 , a device carrier 20 positioned on the stand 18 and configured to receive the semiconductor device 24 such as the integrated circuit device, a platen 16 having an aperture 26 positioned on the housing 12 , a manipulator 40 positioned on the platen 16 , and a card holder 30 positioned on the manipulator 40 and configured to receive a probe card 32 having a plurality of probes 34 positioned in an array manner.
  • the probes 34 are configured to contact the semiconductor device 24 through the aperture 26 .
  • FIG. 2 illustrates the manipulator 40 according to one embodiment of the present invention.
  • the manipulator 40 includes a base 42 configured to attach to the platen 16 , an alignment module 44 positioned on the base 42 and configured to adjust the lateral position or vertical position of the probe card 32 to the semiconductor device 24 , a planarity-adjusting module 46 positioned on the alignment module 44 and configured to adjust the planarity of the probe card 32 , and an angular adjusting module 48 positioned on the planarity-adjusting module 46 and configured to adjust the angle between the probe card 32 and the semiconductor device 24 .
  • FIG. 3 illustrates the alignment module 44 according to one embodiment of the present invention.
  • the alignment module 44 includes a first driving stage 50 attached to the base 42 and configured to adjust a relative position between the probe card 32 and the semiconductor device 24 along a first axis such as the y-axis, a second driving stage 60 attached to the first driving stage 50 and configured to adjust a relative position between the probe card 32 and the semiconductor device 24 along a second axis such as the x-axis perpendicular to the first axis, and a third driving stage 80 attached to the second driving stage 60 through an L-shaped plate 70 and configured to adjust a relative position between the probe card 32 and the semiconductor device 24 along a third axis such as the z-axis perpendicular to the first axis and the second axis.
  • FIG. 4 illustrates the planarity-adjusting module 46 and the angular adjusting module 48 according to one embodiment of the present invention.
  • the planarity-adjusting module 46 includes a rotational stage 90 attached to the alignment module 44 and a tilt stage 110 attached to the rotational stage 90 .
  • the rotational stage 90 is configured to rotate along the first axis (y-axis)
  • the tilt stage 110 is configured to rotate along the second axis (x-axis) perpendicular to the first axis (y-axis).
  • the angular adjusting module 48 is a rotational stage configured to rotate along a third axis (z-axis) perpendicular to the first axis (y-axis) and the second axis (z-axis).
  • the angular adjusting module 48 is configured to adjust an angle between the probe card 32 and the semiconductor device 24 by rotating the card holder 30 .
  • the manipulator 40 can be operated according to the following process to conduct the electrical test of the semiconductor device 24 .
  • the planarity-adjusting module 46 adjusts the planarity of the probes 34 ;
  • the angular adjusting module 48 adjusts the angle between the probe card 32 and the semiconductor device 24 by rotating the card holder 30 ;
  • the first driving stage 50 and the second driving stage 60 adjust the lateral position of the probe card 30 relative to the semiconductor device 24 ;
  • the third driving stage 80 lowers the probe card 30 such that the probes contact the semiconductor device 24 .
  • the manipulator 40 not only ensures the establishment of the electrical connection between the probes 34 and the semiconductor device 24 , but also prevents the semiconductor device 24 from being physically damaged by too much pressure from the probes 34 due to a lack of planarity of the probes 34 .

Abstract

A probing apparatus for testing semiconductor devices comprises a housing configured to define a testing chamber, a device carrier positioned in the housing and configured to receive the semiconductor device, a platen positioned on the housing, an alignment module positioned on the platen, a planarity-adjusting module positioned on the alignment module, an angular adjusting module positioned on the planarity-adjusting module, and a card holder positioned on the angular adjusting module and configured to receive a probe card having a plurality of probes.

Description

BACKGROUND OF THE INVENTION
(A) Field of the Invention
The present invention relates to a probing apparatus for semiconductor devices, and more particularly, to a probing apparatus equipped with a multiaxial manipulator for testing semiconductor devices such as the integrated circuit devices.
(B) Description of the Related Art
In the manufacturing process of integrated circuit devices, a probe card is used to probe electrical properties to select and discard integrated circuit devices that do not meet the product specifications. Traditionally, the probe card is designed according to the specification and the position of signal pads of the device under test, each probe is positioned on a supporter, and epoxy resin is used to adhere the probe onto the supporter. The probe card is then positioned on a printed circuit board conforming to the device under test. Finally, the position of each probe is precisely adjusted to meet the specification of the device under test in order to carry out accurate and steady electrical testing.
To reduce the test cost, current probe cards are being equipped with increasing numbers of probes to contact multiple integrated circuit devices so that testing can be performed on several devices at the same time. In such an arrangement, it is necessary to planarize the tips of the probes so that all of the probes contact the lead pads of the integrated circuit devices at substantially the same time and same pressure. If planarization is not achieved, some probes establish electrical connections with corresponding lead pads while other probes fail to establish electrical connections, thereby preventing accurate testing of the integrated circuit device. In particular, the lead pads to which excessive pressure is applied may be physically damaged, making it impossible to use the integrated circuit device in a finished product.
U.S. Pat. No. 5,861,759 shows an automatic probe card planarization system to planarize a first plane defined by a plurality of probes relative to a second plane defined by a top surface of a semiconductor wafer. A camera is used to measure the height of at least three selected probes relative to the plane of the wafer. Based on the measured values, the position of the first plane relative to the second plane is adjusted accordingly.
U.S. Pat. No. 5,974,662 shows a method for planarizing probes. The probes are mounted directly on a space transformer. This configuration is such that the orientation of the space transformer, and thus the orientation of the probes, can be adjusted without changing the orientation of the probe card. In this method, an electrically conductive metal plate, instead of the target semiconductor wafer, is provided as a reference plane. A cable and a computer are also provided in such a way that a computer display shows whether a conductive path is created for each probe relative to the metal plate.
SUMMARY OF THE INVENTION
One aspect of the present invention provides a probing apparatus equipped with a multiaxial manipulator for testing semiconductor devices such as the integrated circuit devices.
A probing apparatus for testing semiconductor devices according to this aspect of the present invention comprises a housing configured to define a testing chamber, a device carrier positioned in the housing and configured to receive the semiconductor device, a platen positioned on the housing, an alignment module positioned on the platen, a planarity-adjusting module positioned on the alignment module, an angular adjusting module positioned on the planarity-adjusting module, and a card holder positioned on the angular adjusting module and configured to receive a probe card having a plurality of probes.
Another aspect of the present invention provides a probe card manipulator comprising a base, an alignment module positioned on the base, a planarity-adjusting module positioned on the alignment module, an angular adjusting module positioned on the planarity-adjusting module, and a card holder positioned on the angular adjusting module and configured to receive the probe card having a plurality of probes.
The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
BRIEF DESCRIPTION OF THE DRAWINGS
The objectives and advantages of the present invention will become apparent upon reading the following description and upon reference to the accompanying drawings in which:
FIG. 1 illustrates a probing apparatus for testing semiconductor devices 24 according to one embodiment of the present invention;
FIG. 2 illustrates the manipulator according to one embodiment of the present invention;
FIG. 3 illustrates the alignment module according to one embodiment of the present invention; and
FIG. 4 illustrates the planarity-adjusting module and the angular adjusting module according to one embodiment of the present invention.
 DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 illustrates a probing apparatus 10 for testing semiconductor devices 24 according to one embodiment of the present invention. The probing apparatus 10 comprises a housing 12 configured to define a testing chamber 14, a stand 18 positioned in the housing 14, a device carrier 20 positioned on the stand 18 and configured to receive the semiconductor device 24 such as the integrated circuit device, a platen 16 having an aperture 26 positioned on the housing 12, a manipulator 40 positioned on the platen 16, and a card holder 30 positioned on the manipulator 40 and configured to receive a probe card 32 having a plurality of probes 34 positioned in an array manner. The probes 34 are configured to contact the semiconductor device 24 through the aperture 26.
FIG. 2 illustrates the manipulator 40 according to one embodiment of the present invention. The manipulator 40 includes a base 42 configured to attach to the platen 16, an alignment module 44 positioned on the base 42 and configured to adjust the lateral position or vertical position of the probe card 32 to the semiconductor device 24, a planarity-adjusting module 46 positioned on the alignment module 44 and configured to adjust the planarity of the probe card 32, and an angular adjusting module 48 positioned on the planarity-adjusting module 46 and configured to adjust the angle between the probe card 32 and the semiconductor device 24.
FIG. 3 illustrates the alignment module 44 according to one embodiment of the present invention. The alignment module 44 includes a first driving stage 50 attached to the base 42 and configured to adjust a relative position between the probe card 32 and the semiconductor device 24 along a first axis such as the y-axis, a second driving stage 60 attached to the first driving stage 50 and configured to adjust a relative position between the probe card 32 and the semiconductor device 24 along a second axis such as the x-axis perpendicular to the first axis, and a third driving stage 80 attached to the second driving stage 60 through an L-shaped plate 70 and configured to adjust a relative position between the probe card 32 and the semiconductor device 24 along a third axis such as the z-axis perpendicular to the first axis and the second axis.
FIG. 4 illustrates the planarity-adjusting module 46 and the angular adjusting module 48 according to one embodiment of the present invention. The planarity-adjusting module 46 includes a rotational stage 90 attached to the alignment module 44 and a tilt stage 110 attached to the rotational stage 90. In one embodiment of the present invention, the rotational stage 90 is configured to rotate along the first axis (y-axis), and the tilt stage 110 is configured to rotate along the second axis (x-axis) perpendicular to the first axis (y-axis). The angular adjusting module 48 is a rotational stage configured to rotate along a third axis (z-axis) perpendicular to the first axis (y-axis) and the second axis (z-axis). In one embodiment of the present invention, the angular adjusting module 48 is configured to adjust an angle between the probe card 32 and the semiconductor device 24 by rotating the card holder 30.
According to one embodiment of the present invention, the manipulator 40 can be operated according to the following process to conduct the electrical test of the semiconductor device 24. The planarity-adjusting module 46 adjusts the planarity of the probes 34; the angular adjusting module 48 adjusts the angle between the probe card 32 and the semiconductor device 24 by rotating the card holder 30; the first driving stage 50 and the second driving stage 60 adjust the lateral position of the probe card 30 relative to the semiconductor device 24; and the third driving stage 80 lowers the probe card 30 such that the probes contact the semiconductor device 24. In particular, as the planarity-adjusting module 46 completes the planarity adjustment, the manipulator 40 not only ensures the establishment of the electrical connection between the probes 34 and the semiconductor device 24, but also prevents the semiconductor device 24 from being physically damaged by too much pressure from the probes 34 due to a lack of planarity of the probes 34.
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, many of the processes discussed above can be implemented in different methodologies and replaced by other processes, or a combination thereof.
Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims (19)

1. A probing apparatus for testing semiconductor devices, comprising:
a housing configured to define a testing chamber;
a device carrier positioned in the housing and configured to receive the semiconductor device;
a platen positioned on the housing;
an alignment module positioned on the platen;
a planarity-adjusting module positioned on the alignment module;
an angular adjusting module positioned on the planarity-adjusting module; and
a card holder positioned on the angular adjusting module and configured to receive a probe card having a plurality of probes.
2. The probing apparatus for testing semiconductor devices of claim 1, wherein the probes are positioned in an array manner.
3. The probing apparatus for testing semiconductor devices of claim 1, wherein the alignment module includes:
a first driving stage configured to adjust a relative position between the probe card and the semiconductor device along a first axis;
a second driving stage configured to adjust a relative position between the probe card and the semiconductor device along a second axis perpendicular to the first axis; and
a third driving stage configured to adjust a relative position between the probe card and the semiconductor device along a third axis perpendicular to the first axis and the second axis.
4. The probing apparatus for testing semiconductor devices of claim 3, wherein the second driving stage is attached to the first driving stage.
5. The probing apparatus for testing semiconductor devices of claim 3, wherein the third driving stage is attached to the second driving stage through an L-shaped plate.
6. The probing apparatus for testing semiconductor devices of claim 1, wherein the planarity-adjusting module includes:
a rotational stage attached to the alignment module; and
a tilt stage attached to the rotational stage.
7. The probing apparatus for testing semiconductor devices of claim 6, wherein the rotational stage is configured to rotate along a first axis, and the tilt stage is configured to rotate along a second axis perpendicular to the first axis.
8. The probing apparatus for testing semiconductor devices of claim 7, wherein the angular adjusting module is configured to rotate along a third axis perpendicular to the first axis and the second axis.
9. The probing apparatus for testing semiconductor devices of claim 1, wherein the angular adjusting module is a tilt stage configured to adjust an angle between the probe card and the semiconductor device by rotating the card holder.
10. The probing apparatus for testing semiconductor devices of claim 1, wherein the platen includes an aperture, and the probes are configured to contact the semiconductor device through the aperture.
11. A probe card manipulator, comprising:
a base;
an alignment module positioned on the base;
a planarity-adjusting module positioned on the alignment module;
an angular adjusting module positioned on the planarity-adjusting module; and
a card holder positioned on the angular adjusting module and configured to receive the probe card having a plurality of probes.
12. The probe card manipulator of claim 11, wherein the probes are positioned in an array manner.
13. The probe card manipulator of claim 11, wherein the alignment module includes:
a first driving stage configured to adjust a relative position between the probe card and the semiconductor device along a first axis;
a second driving stage configured to adjust a relative position between the probe card and the semiconductor device along a second axis perpendicular to the first axis; and
a third driving stage configured to adjust a relative position between the probe card and the semiconductor device along a third axis perpendicular to the first axis and the second axis.
14. The probe card manipulator of claim 13, wherein the second driving stage is attached to the first driving stage.
15. The probe card manipulator of claim 13, wherein the third driving stage is attached to the second driving stage through an L-shaped plate.
16. The probe card manipulator of claim 11, wherein the planarity-adjusting module includes:
a rotational stage attached to the alignment module; and
a tilt stage attached to the rotational stage.
17. The probe card manipulator of claim 16, wherein the rotational stage is configured to rotate along a first axis, and the tilt stage is configured to rotate along a second axis perpendicular to the first axis.
18. The probe card manipulator of claim 17, wherein the angular adjusting module is configured to rotate along a third axis perpendicular to the first axis and the second axis.
19. The probe card manipulator of claim 11, wherein the angular adjusting module is a tilt stage configured to adjust an angle between the probe card and the semiconductor device by rotating the card holder.
US12/552,102 2009-05-27 2009-09-01 Probing apparatus with multiaxial stages for testing semiconductor devices Active 2030-11-03 US8169227B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW98117617A 2009-05-27
TW098117617 2009-05-27
TW098117617A TWI402932B (en) 2009-05-27 2009-05-27 Probing apparatus with multiaxial stages for testing semiconductor devices

Publications (2)

Publication Number Publication Date
US20100301890A1 US20100301890A1 (en) 2010-12-02
US8169227B2 true US8169227B2 (en) 2012-05-01

Family

ID=43219503

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/552,102 Active 2030-11-03 US8169227B2 (en) 2009-05-27 2009-09-01 Probing apparatus with multiaxial stages for testing semiconductor devices

Country Status (2)

Country Link
US (1) US8169227B2 (en)
TW (1) TWI402932B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150048980A1 (en) * 2013-08-15 2015-02-19 URTN inc. Millimeter wave test fixture for an integrated circuit device under test
WO2021121670A1 (en) * 2019-12-18 2021-06-24 Advantest Corporation Automated test equipment for testing one or more devices-under-test and method for operating an automated test equipment
JP2022517158A (en) * 2019-12-18 2022-03-07 株式会社アドバンテスト An automated test device for testing one or more devices under test, and a method for operating the automated test device.
TWI797552B (en) * 2020-02-06 2023-04-01 日商愛德萬測試股份有限公司 Automated test equipment for testing one or more devices-under-test and method for operating an automated test equipment

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI551870B (en) * 2015-02-26 2016-10-01 思達科技股份有限公司 Test assembly and the method of manufacturing the same
DE102015113046A1 (en) * 2015-08-07 2017-02-09 Xcerra Corp. Positioning device for a parallel tester for testing printed circuit boards and parallel testers for PCB testing
JP6652361B2 (en) * 2015-09-30 2020-02-19 東京エレクトロン株式会社 Wafer inspection apparatus and wafer inspection method
KR102479687B1 (en) * 2016-12-20 2022-12-20 퀘리타우, 인크. Universal probing assembly with 5 degrees of freedom
CN116779498B (en) * 2023-08-23 2023-11-10 无锡安鑫卓越智能科技有限公司 Testing device for semiconductor wafer surface

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5861759A (en) 1997-01-29 1999-01-19 Tokyo Electron Limited Automatic probe card planarization system
US5974662A (en) 1993-11-16 1999-11-02 Formfactor, Inc. Method of planarizing tips of probe elements of a probe card assembly
US6037785A (en) * 1990-09-20 2000-03-14 Higgins; H. Dan Probe card apparatus
US6762612B2 (en) * 2001-06-20 2004-07-13 Advantest Corp. Probe contact system having planarity adjustment mechanism
US20060071679A1 (en) * 2004-10-04 2006-04-06 Texas Instruments Incorporated System and method for the probing of a wafer
US7180317B2 (en) * 1998-08-27 2007-02-20 The Micromanipulator Co., Inc. High resolution analytical probe station
US7746089B2 (en) * 2006-09-29 2010-06-29 Formfactor, Inc. Method and apparatus for indirect planarization

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2003218348A1 (en) * 2002-03-22 2003-10-13 Electro Scientific Industries, Inc. Test probe alignment apparatus
TWI237687B (en) * 2004-04-13 2005-08-11 Chien Hui Chuan Computer control measuring center
JP4413130B2 (en) * 2004-11-29 2010-02-10 Ｏｋｉセミコンダクタ株式会社 Semiconductor device inspection method using probe card and semiconductor device inspected by the inspection method
US8278951B2 (en) * 2006-11-17 2012-10-02 Cascade Microtech, Inc. Probe station for testing semiconductor substrates and comprising EMI shielding
US7701232B2 (en) * 2007-01-23 2010-04-20 Teradyne, Inc. Rotational positioner and methods for semiconductor wafer test systems
JP5379685B2 (en) * 2007-06-29 2013-12-25 株式会社アドバンテスト Test equipment

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6037785A (en) * 1990-09-20 2000-03-14 Higgins; H. Dan Probe card apparatus
US5974662A (en) 1993-11-16 1999-11-02 Formfactor, Inc. Method of planarizing tips of probe elements of a probe card assembly
US5861759A (en) 1997-01-29 1999-01-19 Tokyo Electron Limited Automatic probe card planarization system
US7180317B2 (en) * 1998-08-27 2007-02-20 The Micromanipulator Co., Inc. High resolution analytical probe station
US6762612B2 (en) * 2001-06-20 2004-07-13 Advantest Corp. Probe contact system having planarity adjustment mechanism
US20060071679A1 (en) * 2004-10-04 2006-04-06 Texas Instruments Incorporated System and method for the probing of a wafer
US7746089B2 (en) * 2006-09-29 2010-06-29 Formfactor, Inc. Method and apparatus for indirect planarization

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150048980A1 (en) * 2013-08-15 2015-02-19 URTN inc. Millimeter wave test fixture for an integrated circuit device under test
WO2021121670A1 (en) * 2019-12-18 2021-06-24 Advantest Corporation Automated test equipment for testing one or more devices-under-test and method for operating an automated test equipment
JP2022517158A (en) * 2019-12-18 2022-03-07 株式会社アドバンテスト An automated test device for testing one or more devices under test, and a method for operating the automated test device.
US11500013B2 (en) 2019-12-18 2022-11-15 Advantest Corporation Automated test equipment for testing one or more devices-under-test and method for operating an automated test equipment
US11899059B2 (en) 2019-12-18 2024-02-13 Advantest Corporation Automated test equipment for testing one or more devices-under-test and method for operating an automated test equipment
US11899058B2 (en) 2019-12-18 2024-02-13 Advantest Corporation Automated test equipment for testing one or more devices-under-test and method for operating an automated test equipment
TWI797552B (en) * 2020-02-06 2023-04-01 日商愛德萬測試股份有限公司 Automated test equipment for testing one or more devices-under-test and method for operating an automated test equipment

Also Published As

Publication number Publication date
TWI402932B (en) 2013-07-21
US20100301890A1 (en) 2010-12-02
TW201042728A (en) 2010-12-01

Similar Documents

Publication Publication Date Title
US8169227B2 (en) Probing apparatus with multiaxial stages for testing semiconductor devices
US6396296B1 (en) Method and apparatus for electrical characterization of an integrated circuit package using a vertical probe station
KR100260116B1 (en) Probing device setting a probe card parallel
US5172053A (en) Prober apparatus
JP4495919B2 (en) Planarization equipment
US9329205B2 (en) High-precision semiconductor device probing apparatus and system thereof
US20070159192A1 (en) Probing apparatus
US20130169300A1 (en) Multi-chip prober, contact position correction method thereof, and readable recording medium
US20070108965A1 (en) Planarity diagnostic system, e.g., for microelectronic component test systems
TWI718773B (en) Method of operating a probing apparatus
JPH1165475A (en) Probe device for display panel and probe positioning method
JP3156192B2 (en) Probe method and apparatus
US9110131B2 (en) Method and device for contacting a row of contact areas with probe tips
US7265536B2 (en) Procedure for reproduction of a calibration position of an aligned and afterwards displaced calibration substrate in a probe station
US7977957B2 (en) Method and apparatus for electrical testing of a unit under test, as well as a method for production of a contact-making apparatus which is used for testing
JP4652699B2 (en) Substrate inspection device, position adjustment method
CN110907799A (en) Probe card, wafer testing device and wafer testing method
EP2389594B1 (en) Prober cleaning block assembly
JP2007183194A (en) Probing apparatus
JP5530261B2 (en) Current test method for test object
US5113132A (en) Probing method
US20140069165A1 (en) Inert gas delivery system for electrical inspection apparatus
JP3828299B2 (en) Z-axis height setting apparatus and method in wafer test system
JP2000340620A (en) Probe device
US20090224787A1 (en) Probing apparatus for measuring electrical properties of integrated circuit devices on semiconductor wafer

Legal Events

Date Code Title Description
AS Assignment

Owner name: STAR TECHNOLOGIES INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LOU, CHOON LEONG;REEL/FRAME:023178/0617

Effective date: 20090601

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: TECAT TECHNOLOGIES (SUZHOU) LIMITED, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STAR TECHNOLOGIES INC.;REEL/FRAME:054986/0860

Effective date: 20201228

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2553); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

Year of fee payment: 12