US9142487B2 - Packaging structural member - Google Patents

Packaging structural member Download PDF

Info

Publication number
US9142487B2
US9142487B2 US13/737,923 US201313737923A US9142487B2 US 9142487 B2 US9142487 B2 US 9142487B2 US 201313737923 A US201313737923 A US 201313737923A US 9142487 B2 US9142487 B2 US 9142487B2
Authority
US
United States
Prior art keywords
structural member
die
vias
semiconductor package
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US13/737,923
Other versions
US20130119560A1 (en
Inventor
Chin Hock TOH
Yi Sheng Anthony SUN
Xue Ren ZHANG
Ravi Kanth Kolan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
UTAC Headquarters Pte Ltd
Original Assignee
United Test and Assembly Center Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Test and Assembly Center Ltd filed Critical United Test and Assembly Center Ltd
Priority to US13/737,923 priority Critical patent/US9142487B2/en
Assigned to UNITED TEST AND ASSEMBLY CENTER LTD. reassignment UNITED TEST AND ASSEMBLY CENTER LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SUN, YI SHENG ANTHONY, KOLAN, RAVI KANTH, TOH, CHIN HOCK, ZHANG, XUE REN
Publication of US20130119560A1 publication Critical patent/US20130119560A1/en
Priority to US14/857,843 priority patent/US9704726B2/en
Application granted granted Critical
Publication of US9142487B2 publication Critical patent/US9142487B2/en
Assigned to UTAC Headquarters Pte. Ltd. reassignment UTAC Headquarters Pte. Ltd. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: UNITED TEST AND ASSEMBLY CENTER LIMITED
Assigned to UTAC Headquarters Pte. Ltd. reassignment UTAC Headquarters Pte. Ltd. CORRECTIVE ASSIGNMENT TO CORRECT THE TO ADD THE ANNEX A AND THE ANNEX B WHICH WAS INADVERTENTLY LEFTOUT IN THE ORIGINAL ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED ON REEL 037959 FRAME 0822. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: UNITED TEST AND ASSEMBLY CENTER LIMITED
Assigned to UTAC Headquarters Pte. Ltd. reassignment UTAC Headquarters Pte. Ltd. CORRECTIVE ASSIGNMENT TO CORRECT THE INCLUDE PATENT NUMBER 8816482 PREVIOUSLY RECORDED AT REEL: 039885 FRAME: 0541. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: UNITED TEST AND ASSEMBLY CENTER LIMITED
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H01L2224/251—Disposition
    • H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01087—Francium [Fr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Definitions

  • a plurality of silicon dies are typically formed in parallel on a common substrate and further processed to encapsulate the dies in mold compound. After processing of the die-substrate assembly is completed, it is diced to separate or singulate the assembly into individual units.
  • the packages and/or package techniques are desirable to address one or more of the above disadvantages.
  • a method of assembling devices employs the use of a structural member which is mated to a first surface of a temporary carrier substrate with an adhesive.
  • the structural member includes a plurality of die package regions.
  • a die package region has a die attach region surrounded by a peripheral region. Dies are attached to the die attach regions of the structural member.
  • Through-vias are disposed in the package regions of the structural member.
  • the through-vias comprise a conductive material and are electrically coupled to bond pads of the dies.
  • a semiconductor package in another embodiment, includes a structural member having first and second major surfaces.
  • the structural member includes a die attach region surrounded by a peripheral region.
  • the die attach region accommodates a die to be packaged.
  • At least one through-via is disposed in the structural member. The through-vias extend through the first and second surfaces of the structural member.
  • a method of assembling a device employs the use of a structural member which is mated to a first surface of a temporary carrier substrate with an adhesive.
  • the structural member includes a die package region.
  • the die package region has a die attach region surrounded by a peripheral region.
  • a die is attached to the die attach region of the structural member.
  • Through-vias are disposed in the package region of the structural member.
  • the through-vias comprise a conductive material and are electrically coupled to bond pads of the die.
  • a die attach region can, for example, comprise an opening extending through the surfaces of the structural member for accommodating a die therein.
  • the structural member can reduce warpage that can occur during curing of the mold compound used in encapsulating the die.
  • the die attach region does not have an opening.
  • the top surfaces of the die attach and peripheral regions may be coplanar.
  • the die is attached to the structural member in the die attach region. Through-vias are disposed in the die attach region, electrically coupling bond pads of the die.
  • the structural member can serve as an interposer which balances CTE of the components of the package.
  • RDL layers on top and bottom of the package are provided.
  • the RDL layers provide contact pads on top and bottom of the surfaces.
  • the contact pads on the top and bottom surfaces are coupled by the through-vias, which facilitates stacking of the packages.
  • FIGS. 1 a - 1 b show the top and side views of an embodiment of a structural member
  • FIGS. 1 c - 1 d show the top and side views of another embodiment of a structural member
  • FIGS. 2 a - 2 b show embodiments of enlarged portions of a structural member
  • FIGS. 3 a - 3 b show other embodiments of enlarged portions of a structural member
  • FIGS. 4 a - 4 c show an embodiment of a process employing a structural member
  • FIGS. 5 a - 5 b to FIGS. 7 a - 7 b show other processes employing a structural member
  • FIGS. 8 a - 8 b show embodiments of stack packages
  • FIG. 9 shows another embodiment of a stack package
  • FIGS. 10 a - 10 c show embodiments of stack packages.
  • Embodiments generally relate to semiconductor devices or integrated circuits (ICs), which are widely used in applications, such as micro-controllers, wired and wireless data networking, consumer electronics etc.
  • ICs semiconductor devices or integrated circuits
  • embodiments relate to a structural member used in packaging the ICs.
  • FIGS. 1 a and 1 b show simplified top and side views of an embodiment of a structural member 200 .
  • FIGS. 1 c and 1 d show top and side views of another embodiment of a structural member 200 .
  • the structural member 200 facilitates packaging of a plurality of dies in parallel onto a common substrate or carrier.
  • the structural member 200 comprises a frame 210 .
  • the frame 210 is of a circular shape, for example, a wafer format. Other geometric shapes may also be useful.
  • the frame 210 may have a square or rectangular shape. Providing a frame in a strip format or other formats is also useful.
  • a package region in one embodiment, comprises a die attach regions 231 surrounded by a peripheral region 232 .
  • a die attach region 231 accommodates a die.
  • the die attach region 231 comprises, for example, an opening (see, for example, element 350 in FIGS. 2 a and 2 b ).
  • the opening in one embodiment, extends through the top and bottom surfaces of the frame.
  • the dies which are to be packaged are disposed in the openings.
  • the size and shape of the opening should accommodate the dies.
  • the openings comprise a rectangular shape and have a size sufficient to fit the dies. Providing non-rectangular shaped openings may also be useful.
  • the structural member comprises openings which are of the same size and/or same shape for packaging the same type of dies.
  • the structural member may have openings of different sizes and/or shapes for packaging different types of die sizes and/or shapes.
  • the die attach region 231 is devoid of an opening.
  • the structural member for example, may comprise a planar member.
  • the die is attached to the structural member 200 in the die attach region.
  • the structural member for example, serves as an interposer which is sandwiched between a die and a substrate. An exemplary application of the structural member 200 as an interposer is shown in FIG. 10 a.
  • the package regions 230 are arranged in rows and columns to form an array.
  • the rows and columns need not have the same number of die attach regions.
  • the number of package regions per row and/or column may depend on, for example, the size of the package regions, size of the frame, shape of the frame or a combination thereof. In the case of a circular frame, for example, the number of package regions of columns and rows toward the edge of the frame may be less than those towards the center of the frame.
  • the package regions are separated by rails 220 in first and second directions.
  • the openings are separated by rails 220 in the first and second directions.
  • the first and second directions are generally orthogonal to each other.
  • the x and y directions are orthogonal to each other.
  • the rails 220 are integral to the frame 210 .
  • the peripheral regions of the package regions can be disposed in the rails. It is understood that the rails need not be physically distinct from the die attach regions to form a grid.
  • the rails and die attach regions can be integrated to form a planar structural member, such as in the case where the die attach regions are devoid of openings.
  • Alignment lines (not shown) may be provided on the rails. The alignment lines are in the first and second directions. For example, the alignment lines serve as saw lines or saw streets for singulating the packaged dies into individual devices.
  • the frame 210 comprises substrate core materials, including ceramic based materials such as alumina.
  • substrate core materials including ceramic based materials such as alumina.
  • Other types of materials such as mold compounds or organic materials, including polyamide, Bismaleimide Triazine (BT) resin or FR-4 or FR-5 materials, may also be useful.
  • the material of the structural member for example, can be selected to balance CTE of the components of the package.
  • the frame may be formed using various techniques.
  • the frame may be formed by compression molding, lamination or stencil printing. Other techniques may also be employed to form the frame. The technique, for example, may depend on the type of materials used to form the frame.
  • the frame comprises a thickness T.
  • T is equal to or greater than a thickness of the dies to be encapsulated. In another embodiment, T is less than the thickness of the dies to be encapsulated.
  • FIGS. 2 a - 2 b show enlarged portions 340 of different embodiments of a structural member 200 .
  • the enlarged portions 340 illustrate two adjacent package regions 230 of the structural member 200 .
  • a package region 230 comprises a die attach region 231 surrounded by a peripheral region 232 .
  • the die attach region 231 comprises an opening 350 .
  • the opening for example, extends through the surfaces of the structural member.
  • the package region 230 in one embodiment, comprises at least one through-via 360 .
  • a plurality of through-vias are disposed in the package region.
  • the through-vias are disposed in the peripheral region 232 of the package region.
  • the through-vias 360 extend through the top and bottom surfaces of the frame 210 .
  • the through-vias 360 can be distributed in any arrangement in the peripheral region 232 .
  • the through-vias 360 can be arranged in a line in the peripheral region surrounding the opening, as shown. Other arrangements of through-vias are also useful.
  • the through-vias 360 can be formed by various techniques. Such techniques can include laser drilling or Deep Reactive Ion Etching (DRIE). Other techniques are also useful.
  • the vias 360 are filled with a conductive material 365 .
  • the vias are filled with copper or copper alloy. Filling the vias with other types of materials is also useful.
  • the vias are filled by electroplating. The vias can also be filled using other filling techniques. As shown in FIG. 2 a , the vias are completely filled with a conductive material 365 . Alternatively, as shown in FIG. 2 b , the vias are lined with a conductive material 365 .
  • FIGS. 3 a - 3 b show enlarged portions 440 of other embodiments of a structural member 200 .
  • the enlarged portions 440 illustrate two adjacent package regions 230 of the structural member 200 .
  • a package region for example, comprises a die attach region 231 surrounded by a peripheral region 232 .
  • the die attach regions comprise no openings.
  • the structural member comprises a planar member.
  • a package region 230 in one embodiment, comprises at least one through-via 360 therein.
  • a plurality of through-vias 360 are provided in the package region 230 .
  • the through-vias 360 can be distributed in the package region 230 in any configuration.
  • the through-vias 360 can be distributed uniformly throughout the package region (e.g., both die attach region 231 and peripheral region 232 ), as shown in FIG. 3 a or be arranged in the peripheral region 232 , as shown in FIG. 3 b . Distributing the through-vias 360 in other configurations is also useful.
  • the through-vias may extend through the top and bottom surfaces of the frame 210 .
  • the through-vias 360 may be formed by various techniques. Such techniques may include laser drilling or Deep Reactive Ion Etching (DRIE). Other techniques are also useful.
  • DRIE Deep Reactive Ion Etching
  • the vias 360 are filled with a conductive material 365 .
  • the vias 360 are filled with copper or copper alloy. Filling the vias with other types of materials is also useful.
  • the vias 360 are filled by electroplating. The vias can also be filled using other filling techniques. As shown in FIG. 3 a , the vias are completely filled with a conductive material 365 . Alternatively, as shown in FIG. 3 b , the vias 360 are lined with a conductive material 365 .
  • FIGS. 4 a - 4 b illustrate cross-sectional views of an embodiment of a process for assembling a semiconductor package 500 .
  • FIG. 4 c shows a plan view of the process corresponding to FIG. 4 a .
  • the Figures show a portion 540 depicting two adjacent package regions 230 .
  • a temporary support carrier 570 is provided.
  • the temporary support carrier 570 provides a common carrier to which a plurality of dies 510 are mounted for assembly.
  • the temporary support carrier 570 may be formed from various types of materials.
  • the temporary support carrier 570 comprises copper, glass, silicon, quartz, sapphire or any other material that is sufficiently rigid to withstand further processing steps. Other types of materials which can provide mechanical support to the dies are also useful.
  • the top surface of the temporary support carrier 570 is coated with an adhesive 572 .
  • the adhesive can be any temporary adhesive which can lose its adhesive strength when subjected to a treatment. In one embodiment, the adhesive loses its adhesive strength when heated to a threshold temperature. Mated to the top surface of the temporary support carrier 570 is a structural member 200 . In one embodiment, the structural member 200 is temporarily mated to the top surface with the adhesive. Once the adhesive is treated to lose its adhesive strength, the support carrier can be separated or dislodged from the structural member.
  • the structural member 200 comprises a plurality of package regions 230 .
  • a package region includes a die attach region 231 .
  • the structural member facilitates assembly of dies in, for example, a wafer format.
  • the structural member may also be configured to facilitate assembling the dies in other formats.
  • the die attach regions comprise openings 350 .
  • Through-vias 360 filled with a conductive material 365 such as copper or copper alloy, are provided.
  • the sidewalls of the through-vias are coated with conductive material 365 .
  • the through-vias for example, are disposed in the rail portions 220 of the structural member 200 (e.g., peripheral regions 232 ) peripheral to the opening 350 .
  • the structural member is prefabricated with openings and through-vias filled or lined with a conductive material prior to mating to the substrate.
  • the through-vias may be formed and filled after being mated to the substrate.
  • the through-vias may be formed before or after encapsulation.
  • dies 510 are disposed in the openings 350 of the structural member 200 .
  • the dies 510 are temporarily attached to the support carrier 570 by the adhesive 572 .
  • an active surface 511 of the die with die bond pads 516 disposed thereon is mated to the support carrier 570 .
  • the thickness T of the structural member in one embodiment, is the same or substantially the same as the height of the die. This results in top surfaces of the structural member and die being about coplanar.
  • the dies 510 are encapsulated by filling the gaps with a mold compound 535 .
  • the top surface of the mold compound 535 is flush with the top surfaces of the die 510 and structural member 200 .
  • the structural member acts as a stencil for filling the gaps.
  • the structural member 200 may also reduce shifting of the dies 510 during encapsulation.
  • the mold compound is cured. Curing, for example, comprises exposing the die assembly to heat.
  • a top redistribution layer (RDL) 580 is formed on the assembly.
  • the top RDL 580 is formed on the top surface of the frame 210 and inactive surface of the die 510 .
  • the top RDL 580 for example, comprises conductive lines.
  • RDL contact pads 585 are formed along the top RDL 580 .
  • the conductive lines couple the RDL contact pads 585 to the through-vias 360 at the periphery of the opening 350 .
  • the pattern of the RDL contact pads 585 corresponds to, for example, the pattern of contact pads of another package or chip to be stacked on the top RDL.
  • the RDL can be formed by various techniques.
  • the RDL can be formed by electroplating. Other techniques for forming the RDL are also useful.
  • the temporary support carrier 570 is detached from the assembly after the top RDL is formed. Detachment can be achieved by, for example, heating the adhesive until it loses its adhesive strength, enabling the support carrier 570 to be dislodged. Removing the support carrier 570 exposes the active surface 511 of the dies 510 .
  • a bottom RDL 581 is formed on the bottom surface of the assembly. The bottom RDL contacts the bottom surface of the structural member 200 and active surface 511 of the die 510 . The bottom RDL 581 couples the die bond pads 516 to the through-vias 360 , resulting in the die pads being coupled to the top RDL 580 and top RDL contact pads 585 .
  • the top and bottom RDLs facilitate stacking of dies or other packages to reduce overall footprint of the device.
  • a singulation process is performed after assembly is completed to separate the packages into individual packages.
  • the singulation process comprises sawing the frame along saw lines or saw streets to separate the die attach regions into individual packages.
  • the structural member 200 provides structural integrity or mechanical support to the array of dies in wafer format or other formats to prevent warpage from occurring during the assembly process and in particular during the encapsulation and curing process.
  • the structural member 200 may also prevent the dies 510 from shifting out of its designated locations during encapsulation.
  • the structural member 200 with the through-vias 360 is incorporated into the final package and can act as a pathway to connect the dies 510 , through the bottom RDL 581 , the through-vias 360 , and the top RDL 580 , to the top RDL contact pads 585 . This can then facilitate stacking of further packages or dies onto the package.
  • FIGS. 5 a - 5 b show cross-sectional views of another embodiment of a process 600 for assembling a semiconductor package.
  • the process is similar to that described in FIGS. 4 a - 4 b .
  • the frame 210 comprises a thickness T which is greater than the height of the dies 510 .
  • the mold compound 535 filling the gaps 525 also covers the inactive surface 512 of the dies 510 such that the top surface of the mold compound 535 is about coplanar with the top surface of the frame 210 .
  • the process continues as described. For example, the process continues by forming a top RDL layer 580 , detaching the substrate 570 , forming bottom RDL layer 581 and singulating the assembly.
  • the mold compound is flush with the top surface of the frame.
  • the mold compound may cover both the frame and die.
  • the through-vias are preferably formed after encapsulation.
  • through-vias are formed through the mold compound and frame.
  • FIGS. 6 a - 6 b and FIGS. 7 a - 7 b show cross-sectional views of other processes 700 and 800 for assembling a semiconductor package.
  • the processes are similar to that described in FIGS. 4 a - 4 b .
  • the frame 210 comprises a thickness T which is less than the height of the dies 510 .
  • the mold compound 535 filling the gaps 525 also covers the frame 210 such that the top surface of the mode compound is about coplanar with the inactive or top surface of the dies 510 , as shown in FIGS. 6 a - 6 b .
  • the mold compound 535 covers both the frame 210 and the dies 510 , as shown in FIGS. 7 a - 7 b.
  • the through-vias 360 are preferably formed after encapsulation.
  • through-vias are formed through the mold compound and frame.
  • the process continues as described. For example, the process continues by forming a top RDL layer 580 , detaching the substrate 570 , forming bottom RDL layer 581 and singulating the assembly.
  • the structural member comprises a plurality of die attach regions 230 without openings.
  • the structural member 200 comprises a flat member.
  • Through-vias 360 may be provided in the die attach region 230 to electrically couple the die 510 to a substrate.
  • the structural member 200 may serve as an interposer between the die and substrate to balance CTE mismatch between the components.
  • the structural member 200 may also be used as a distribution pathway to couple die bonds pads of a certain pitch to substrate contact pads of a different or same pitch.
  • FIGS. 8 a - 8 b show embodiments of stack packages 900 .
  • a stack package comprises a plurality of die packages 900 1-N configured in a stack.
  • the stack package may comprise packages formed by any of the processes described above.
  • the packages includes a structural member 200 with mold compound 535 filling at least gaps in the die attach region with a die 510 .
  • the packages may include top and bottom RDL layers 580 and 581 with through-vias 360 .
  • the packages comprise a structural member having the same height as the die.
  • the fill material has a top surface which is flush or coplanar with the top surfaces of the structural member and die.
  • the structural member and the mold compound for example, comprise different materials, as shown in FIG. 8 a .
  • the structural member and the mold compound comprise the same material, as shown in FIG. 8 b .
  • the packages of the stack are of the same type.
  • the packages of the stack may be different types of packages.
  • the die packages can comprise a combination of packages as described above, such as having structural members with different heights.
  • FIG. 9 shows another embodiment of a stack package 1000 .
  • the package comprises a first package 900 .
  • the first package can be a package formed by any of the processes described above.
  • Package contacts 908 are provided on the bottom RDL of the first package.
  • the package contacts for example, are formed on contact pads of the bottom RDL.
  • the package contacts may be configured in a ball grid array. Other package contact configurations may also be useful.
  • the first package can be a package stack, as described in FIGS. 8 a - 8 b .
  • the first package can be a package stack comprising N packages.
  • a device 902 which is disposed over the first package comprises a flip chip package.
  • the flip chip includes chip bumps 909 on its active surface.
  • the chip bumps may be configured in a ball grid array. Other configurations of chip bumps may also be useful.
  • the pattern of the top RDL pads of the first package corresponds to the pattern of the chip bumps of the device.
  • the chip bumps 909 of the second package are coupled to the top RDL 580 of the first package.
  • the second package can be another package to form a Package-On-Package structure.
  • the structural member 200 provides an access route coupling the die in the first package to a second package or die stacked above.
  • the die in the first package 900 1 communicates with the die in the second package 900 N through the bottom RDL 581 of the first package, the through-vias 360 of the first package, the top RDL 580 of the first package and the bottom RDL 581 of the second package which is coupled to the die in the second package.
  • the structural member 200 provides a similar mode of access from the die in the first package to the device or flip chip stacked thereon.
  • FIGS. 10 a - 10 c illustrate other embodiments of a semiconductor package 1100 .
  • the package comprises a substrate 874 .
  • the substrate 874 can for example be a Bismaleimide Triazine (BT) substrate.
  • the substrate 874 includes top and bottom surfaces.
  • the bottom surface is provided with package contacts 878 .
  • the package contacts for example, are configured in a ball grid array. Other configurations of the package contacts may also be useful.
  • the top surface for example, includes substrate pads which are coupled to the package contacts by, for example, internal conductive traces.
  • a chip package 800 is mounted on the substrate 874 .
  • the chip package in one embodiment, comprises a flip chip with chip bumps 808 on its active surface.
  • the chip bumps are electrically coupled to the package contacts.
  • the chip package may comprise any of the packages as described in FIGS. 4 a - 4 b to 7 a - 7 b.
  • a structural member 200 is disposed between the chip package 800 and substrate 874 .
  • the structural member 200 comprises top and bottom RDLs.
  • the top RDL comprises top RDL contact pads.
  • the pattern of the top RDL contact pads corresponds to, for example, the chip bumps of the chip package.
  • the bottom RDL comprises bottom RDL contact bumps 809 .
  • the pattern of the bottom RDL contact bumps for example, corresponds to the substrate pads.
  • the top and bottom RDL contact pads are coupled by the through-vias 360 .
  • the chip package is mounted onto the top surface of the structural member.
  • An underfill 833 may be provided between the chip bumps and top RDL.
  • the bottom of the structural member is coupled to the top surface of the substrate.
  • the interposer provides electrical connection between the substrate and the chip package.
  • the structural member and chip package can be assembled in parallel, as previously described.
  • the material of the structural member is appropriately selected to balance the CTE mismatch between the chip package, the filled through-vias and the substrate.
  • the materials of the structural member can be selected from, for example, substrate core materials, mold compounds, organic materials or mixtures thereof. Other types of materials may also be useful.
  • the semiconductor package 1100 for example can be encapsulated by a mold compound 843 , as shown in FIG. 10 b .
  • the semiconductor package 1100 may be provided with underfill 834 between the interposer and substrate, as shown in FIG. 10 c.
  • one embodiment of the structural member may be made from mold compound material.
  • One advantage of using mold compound as the structural member material is the flexibility in designing the properties of the mold compound. When designed and selected with the appropriate CTE and mechanical properties, the mold compound structural member improves thermal cycle reliability.

Abstract

A structural member for use in semiconductor packaging is disclosed. The structural member includes a plurality of packaging regions to facilitate packaging dies in, for example, a wafer format. A packaging region has a die attach region surrounded by a peripheral region. A die is attached to the die attach region. In one aspect, the die attach region has opening through the surfaces of the structural member for accommodating a die. Through-vias disposed are in the peripheral regions. The structural member reduces warpage that can occur during curing of the mold compound used in encapsulating the dies. In another aspect, the die attach region does not have an opening. In such cases, the structural member serves as an interposer between the die and a substrate.

Description

BACKGROUND
In semiconductor fabrication, a plurality of silicon dies are typically formed in parallel on a common substrate and further processed to encapsulate the dies in mold compound. After processing of the die-substrate assembly is completed, it is diced to separate or singulate the assembly into individual units.
One challenge in providing the encapsulation is that warpage may occur due to a mismatch in the Coefficient of Thermal Expansion (CTE) of the mold compound and the silicon die. This problem becomes aggravated when the encapsulation is carried out on an array of silicon dies mounted onto a common substrate such as in a wafer format, and even more so when the thickness of the silicon dies and the substrate decreases. Furthermore, when mounted onto a common substrate, the silicon dies may shift out of its designated location during molding. Additionally, another challenge faced by this form of assembly is optimising the number of dies that can be mounted onto the common substrate so as to maximise space savings.
Based on the foregoing discussion, the packages and/or package techniques are desirable to address one or more of the above disadvantages.
SUMMARY
A method of assembling devices is disclosed. One embodiment employs the use of a structural member which is mated to a first surface of a temporary carrier substrate with an adhesive. The structural member includes a plurality of die package regions. A die package region has a die attach region surrounded by a peripheral region. Dies are attached to the die attach regions of the structural member. Through-vias are disposed in the package regions of the structural member. The through-vias comprise a conductive material and are electrically coupled to bond pads of the dies.
In another embodiment a semiconductor package is disclosed. The package includes a structural member having first and second major surfaces. The structural member includes a die attach region surrounded by a peripheral region. The die attach region accommodates a die to be packaged. At least one through-via is disposed in the structural member. The through-vias extend through the first and second surfaces of the structural member.
In yet another embodiment, a method of assembling a device is disclosed. One embodiment employs the use of a structural member which is mated to a first surface of a temporary carrier substrate with an adhesive. The structural member includes a die package region. The die package region has a die attach region surrounded by a peripheral region. A die is attached to the die attach region of the structural member. Through-vias are disposed in the package region of the structural member. The through-vias comprise a conductive material and are electrically coupled to bond pads of the die.
A die attach region can, for example, comprise an opening extending through the surfaces of the structural member for accommodating a die therein. The structural member can reduce warpage that can occur during curing of the mold compound used in encapsulating the die.
In other embodiments, the die attach region does not have an opening. In such case, the top surfaces of the die attach and peripheral regions may be coplanar. The die is attached to the structural member in the die attach region. Through-vias are disposed in the die attach region, electrically coupling bond pads of the die. The structural member can serve as an interposer which balances CTE of the components of the package.
Furthermore, other aspects include RDL layers on top and bottom of the package. The RDL layers provide contact pads on top and bottom of the surfaces. The contact pads on the top and bottom surfaces are coupled by the through-vias, which facilitates stacking of the packages.
These and other objects, along with advantages and features of the present invention herein disclosed, will become apparent through reference to the following description and the accompanying drawings. Furthermore, it is to be understood that the features of the various embodiments described herein are not mutually exclusive and can exist in various combinations and permutations.
BRIEF DESCRIPTION OF THE DRAWINGS
In the drawings, like reference characters generally refer to the same parts throughout the different views. Also, the drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. In the following description, various embodiments of the present invention are described with reference to the following drawings, in which:
FIGS. 1 a-1 b show the top and side views of an embodiment of a structural member;
FIGS. 1 c-1 d show the top and side views of another embodiment of a structural member;
FIGS. 2 a-2 b show embodiments of enlarged portions of a structural member;
FIGS. 3 a-3 b show other embodiments of enlarged portions of a structural member;
FIGS. 4 a-4 c show an embodiment of a process employing a structural member;
FIGS. 5 a-5 b to FIGS. 7 a-7 b show other processes employing a structural member;
FIGS. 8 a-8 b show embodiments of stack packages;
FIG. 9 shows another embodiment of a stack package; and
FIGS. 10 a-10 c show embodiments of stack packages.
 DETAILED DESCRIPTION
Embodiments generally relate to semiconductor devices or integrated circuits (ICs), which are widely used in applications, such as micro-controllers, wired and wireless data networking, consumer electronics etc. In particular, embodiments relate to a structural member used in packaging the ICs.
FIGS. 1 a and 1 b show simplified top and side views of an embodiment of a structural member 200. FIGS. 1 c and 1 d show top and side views of another embodiment of a structural member 200. Referring to the FIGS. 1 a-1 d, the structural member 200 facilitates packaging of a plurality of dies in parallel onto a common substrate or carrier. The structural member 200 comprises a frame 210. As shown in FIG. 1 a, the frame 210 is of a circular shape, for example, a wafer format. Other geometric shapes may also be useful. For example, as shown in FIG. 1 c, the frame 210 may have a square or rectangular shape. Providing a frame in a strip format or other formats is also useful.
Within the frame is a plurality of package regions 230. A package region, in one embodiment, comprises a die attach regions 231 surrounded by a peripheral region 232. A die attach region 231 accommodates a die. The die attach region 231 comprises, for example, an opening (see, for example, element 350 in FIGS. 2 a and 2 b). The opening, in one embodiment, extends through the top and bottom surfaces of the frame. In one embodiment, the dies which are to be packaged are disposed in the openings. The size and shape of the opening should accommodate the dies. For example, the openings comprise a rectangular shape and have a size sufficient to fit the dies. Providing non-rectangular shaped openings may also be useful. Preferably, the structural member comprises openings which are of the same size and/or same shape for packaging the same type of dies. Alternatively, the structural member may have openings of different sizes and/or shapes for packaging different types of die sizes and/or shapes.
In yet other embodiments, the die attach region 231 is devoid of an opening. The structural member, for example, may comprise a planar member. For such applications, the die is attached to the structural member 200 in the die attach region. The structural member, for example, serves as an interposer which is sandwiched between a die and a substrate. An exemplary application of the structural member 200 as an interposer is shown in FIG. 10 a.
In a preferred embodiment, the package regions 230 are arranged in rows and columns to form an array. The rows and columns need not have the same number of die attach regions. The number of package regions per row and/or column may depend on, for example, the size of the package regions, size of the frame, shape of the frame or a combination thereof. In the case of a circular frame, for example, the number of package regions of columns and rows toward the edge of the frame may be less than those towards the center of the frame.
The package regions are separated by rails 220 in first and second directions. For example, the openings are separated by rails 220 in the first and second directions. The first and second directions are generally orthogonal to each other. As illustrated, the x and y directions are orthogonal to each other. The rails 220, for example, are integral to the frame 210. In one embodiment, the peripheral regions of the package regions can be disposed in the rails. It is understood that the rails need not be physically distinct from the die attach regions to form a grid. For example, the rails and die attach regions can be integrated to form a planar structural member, such as in the case where the die attach regions are devoid of openings. Alignment lines (not shown) may be provided on the rails. The alignment lines are in the first and second directions. For example, the alignment lines serve as saw lines or saw streets for singulating the packaged dies into individual devices.
Various types of materials may be employed to form the frame 210 and the rails 220. In one embodiment, the frame 210 comprises substrate core materials, including ceramic based materials such as alumina. Other types of materials, such as mold compounds or organic materials, including polyamide, Bismaleimide Triazine (BT) resin or FR-4 or FR-5 materials, may also be useful. The material of the structural member, for example, can be selected to balance CTE of the components of the package.
The frame may be formed using various techniques. For example, the frame may be formed by compression molding, lamination or stencil printing. Other techniques may also be employed to form the frame. The technique, for example, may depend on the type of materials used to form the frame.
The frame comprises a thickness T. In one embodiment, T is equal to or greater than a thickness of the dies to be encapsulated. In another embodiment, T is less than the thickness of the dies to be encapsulated. By providing die attach regions with openings in which dies are disposed, shifting of the dies during encapsulation is reduced or prevented.
FIGS. 2 a-2 b show enlarged portions 340 of different embodiments of a structural member 200. The enlarged portions 340 illustrate two adjacent package regions 230 of the structural member 200. A package region 230 comprises a die attach region 231 surrounded by a peripheral region 232. As illustrated, the die attach region 231 comprises an opening 350. The opening, for example, extends through the surfaces of the structural member. The package region 230, in one embodiment, comprises at least one through-via 360. Generally, a plurality of through-vias are disposed in the package region. In one embodiment, the through-vias are disposed in the peripheral region 232 of the package region. The through-vias 360 extend through the top and bottom surfaces of the frame 210. The through-vias 360 can be distributed in any arrangement in the peripheral region 232. For example, the through-vias 360 can be arranged in a line in the peripheral region surrounding the opening, as shown. Other arrangements of through-vias are also useful.
The through-vias 360 can be formed by various techniques. Such techniques can include laser drilling or Deep Reactive Ion Etching (DRIE). Other techniques are also useful. In one embodiment, the vias 360 are filled with a conductive material 365. For example, the vias are filled with copper or copper alloy. Filling the vias with other types of materials is also useful. In one embodiment, the vias are filled by electroplating. The vias can also be filled using other filling techniques. As shown in FIG. 2 a, the vias are completely filled with a conductive material 365. Alternatively, as shown in FIG. 2 b, the vias are lined with a conductive material 365.
FIGS. 3 a-3 b show enlarged portions 440 of other embodiments of a structural member 200. The enlarged portions 440 illustrate two adjacent package regions 230 of the structural member 200. A package region, for example, comprises a die attach region 231 surrounded by a peripheral region 232. In one embodiment, the die attach regions comprise no openings. For example, the structural member comprises a planar member.
A package region 230, in one embodiment, comprises at least one through-via 360 therein. Generally, a plurality of through-vias 360 are provided in the package region 230. The through-vias 360 can be distributed in the package region 230 in any configuration. For example, the through-vias 360 can be distributed uniformly throughout the package region (e.g., both die attach region 231 and peripheral region 232), as shown in FIG. 3 a or be arranged in the peripheral region 232, as shown in FIG. 3 b. Distributing the through-vias 360 in other configurations is also useful.
The through-vias may extend through the top and bottom surfaces of the frame 210. The through-vias 360 may be formed by various techniques. Such techniques may include laser drilling or Deep Reactive Ion Etching (DRIE). Other techniques are also useful.
In one embodiment, the vias 360 are filled with a conductive material 365. For example, the vias 360 are filled with copper or copper alloy. Filling the vias with other types of materials is also useful. In one embodiment, the vias 360 are filled by electroplating. The vias can also be filled using other filling techniques. As shown in FIG. 3 a, the vias are completely filled with a conductive material 365. Alternatively, as shown in FIG. 3 b, the vias 360 are lined with a conductive material 365.
FIGS. 4 a-4 b illustrate cross-sectional views of an embodiment of a process for assembling a semiconductor package 500. FIG. 4 c shows a plan view of the process corresponding to FIG. 4 a. For simplification, the Figures show a portion 540 depicting two adjacent package regions 230.
Referring to FIG. 4 a and FIG. 4 c, a temporary support carrier 570 is provided. The temporary support carrier 570, for example, provides a common carrier to which a plurality of dies 510 are mounted for assembly. The temporary support carrier 570 may be formed from various types of materials. For example, the temporary support carrier 570 comprises copper, glass, silicon, quartz, sapphire or any other material that is sufficiently rigid to withstand further processing steps. Other types of materials which can provide mechanical support to the dies are also useful.
The top surface of the temporary support carrier 570 is coated with an adhesive 572. The adhesive can be any temporary adhesive which can lose its adhesive strength when subjected to a treatment. In one embodiment, the adhesive loses its adhesive strength when heated to a threshold temperature. Mated to the top surface of the temporary support carrier 570 is a structural member 200. In one embodiment, the structural member 200 is temporarily mated to the top surface with the adhesive. Once the adhesive is treated to lose its adhesive strength, the support carrier can be separated or dislodged from the structural member.
The structural member 200 comprises a plurality of package regions 230. A package region includes a die attach region 231. The structural member facilitates assembly of dies in, for example, a wafer format. The structural member may also be configured to facilitate assembling the dies in other formats. In one embodiment, the die attach regions comprise openings 350. Through-vias 360 filled with a conductive material 365, such as copper or copper alloy, are provided. In other embodiments, the sidewalls of the through-vias are coated with conductive material 365. The through-vias, for example, are disposed in the rail portions 220 of the structural member 200 (e.g., peripheral regions 232) peripheral to the opening 350. In one embodiment, the structural member is prefabricated with openings and through-vias filled or lined with a conductive material prior to mating to the substrate. In other embodiments, the through-vias may be formed and filled after being mated to the substrate. The through-vias may be formed before or after encapsulation.
In one embodiment, dies 510 are disposed in the openings 350 of the structural member 200. The dies 510 are temporarily attached to the support carrier 570 by the adhesive 572. As shown, an active surface 511 of the die with die bond pads 516 disposed thereon is mated to the support carrier 570. The thickness T of the structural member, in one embodiment, is the same or substantially the same as the height of the die. This results in top surfaces of the structural member and die being about coplanar.
Since the dies are smaller than the opening, gaps 525 exist between the dies and opening sidewalls. After the dies are mated to the support carrier 570 surface, the dies 510 are encapsulated by filling the gaps with a mold compound 535. In one embodiment, the top surface of the mold compound 535 is flush with the top surfaces of the die 510 and structural member 200. The structural member, for example, acts as a stencil for filling the gaps. The structural member 200 may also reduce shifting of the dies 510 during encapsulation. After encapsulation, the mold compound is cured. Curing, for example, comprises exposing the die assembly to heat.
Referring to FIG. 4 c, a top redistribution layer (RDL) 580 is formed on the assembly. For example, the top RDL 580 is formed on the top surface of the frame 210 and inactive surface of the die 510. The top RDL 580, for example, comprises conductive lines. RDL contact pads 585 are formed along the top RDL 580. The conductive lines couple the RDL contact pads 585 to the through-vias 360 at the periphery of the opening 350. The pattern of the RDL contact pads 585 corresponds to, for example, the pattern of contact pads of another package or chip to be stacked on the top RDL. The RDL can be formed by various techniques. For example, the RDL can be formed by electroplating. Other techniques for forming the RDL are also useful.
In one embodiment, the temporary support carrier 570 is detached from the assembly after the top RDL is formed. Detachment can be achieved by, for example, heating the adhesive until it loses its adhesive strength, enabling the support carrier 570 to be dislodged. Removing the support carrier 570 exposes the active surface 511 of the dies 510. In one embodiment, a bottom RDL 581 is formed on the bottom surface of the assembly. The bottom RDL contacts the bottom surface of the structural member 200 and active surface 511 of the die 510. The bottom RDL 581 couples the die bond pads 516 to the through-vias 360, resulting in the die pads being coupled to the top RDL 580 and top RDL contact pads 585. The top and bottom RDLs facilitate stacking of dies or other packages to reduce overall footprint of the device.
A singulation process is performed after assembly is completed to separate the packages into individual packages. In one embodiment, the singulation process comprises sawing the frame along saw lines or saw streets to separate the die attach regions into individual packages.
Advantageously, the structural member 200 provides structural integrity or mechanical support to the array of dies in wafer format or other formats to prevent warpage from occurring during the assembly process and in particular during the encapsulation and curing process. The structural member 200 may also prevent the dies 510 from shifting out of its designated locations during encapsulation. The structural member 200 with the through-vias 360 is incorporated into the final package and can act as a pathway to connect the dies 510, through the bottom RDL 581, the through-vias 360, and the top RDL 580, to the top RDL contact pads 585. This can then facilitate stacking of further packages or dies onto the package.
FIGS. 5 a-5 b show cross-sectional views of another embodiment of a process 600 for assembling a semiconductor package. The process is similar to that described in FIGS. 4 a-4 b. The difference is that the frame 210 comprises a thickness T which is greater than the height of the dies 510. In one embodiment, the mold compound 535 filling the gaps 525 also covers the inactive surface 512 of the dies 510 such that the top surface of the mold compound 535 is about coplanar with the top surface of the frame 210. After encapsulation, the process continues as described. For example, the process continues by forming a top RDL layer 580, detaching the substrate 570, forming bottom RDL layer 581 and singulating the assembly.
As described, the mold compound is flush with the top surface of the frame. In alternative embodiments, the mold compound may cover both the frame and die. For applications in which the mold compound covers the frame, the through-vias are preferably formed after encapsulation. For example, through-vias are formed through the mold compound and frame.
FIGS. 6 a-6 b and FIGS. 7 a-7 b show cross-sectional views of other processes 700 and 800 for assembling a semiconductor package. The processes are similar to that described in FIGS. 4 a-4 b. The difference is that the frame 210 comprises a thickness T which is less than the height of the dies 510. In one embodiment, the mold compound 535 filling the gaps 525 also covers the frame 210 such that the top surface of the mode compound is about coplanar with the inactive or top surface of the dies 510, as shown in FIGS. 6 a-6 b. Alternatively, the mold compound 535 covers both the frame 210 and the dies 510, as shown in FIGS. 7 a-7 b.
For applications in which the mold compound covers the frame, the through-vias 360 are preferably formed after encapsulation. For example, through-vias are formed through the mold compound and frame.
After encapsulation, the process continues as described. For example, the process continues by forming a top RDL layer 580, detaching the substrate 570, forming bottom RDL layer 581 and singulating the assembly.
In yet other embodiments, the structural member comprises a plurality of die attach regions 230 without openings. For example, the structural member 200 comprises a flat member. Through-vias 360 may be provided in the die attach region 230 to electrically couple the die 510 to a substrate.
In applications involving die attach regions without openings, the structural member 200 may serve as an interposer between the die and substrate to balance CTE mismatch between the components. The structural member 200 may also be used as a distribution pathway to couple die bonds pads of a certain pitch to substrate contact pads of a different or same pitch.
FIGS. 8 a-8 b show embodiments of stack packages 900. In one embodiment, a stack package comprises a plurality of die packages 900 1-N configured in a stack. As shown, the stack package comprises a first package 900 1 with a second package 900 N (where N=2) disposed thereabove. The stack package may comprise packages formed by any of the processes described above. For example, the packages includes a structural member 200 with mold compound 535 filling at least gaps in the die attach region with a die 510. The packages may include top and bottom RDL layers 580 and 581 with through-vias 360.
In one embodiment, the packages comprise a structural member having the same height as the die. For example, the fill material has a top surface which is flush or coplanar with the top surfaces of the structural member and die. The structural member and the mold compound, for example, comprise different materials, as shown in FIG. 8 a. Alternatively, the structural member and the mold compound comprise the same material, as shown in FIG. 8 b. As illustrated, the packages of the stack are of the same type. In other embodiment, the packages of the stack may be different types of packages. For example, the die packages can comprise a combination of packages as described above, such as having structural members with different heights.
FIG. 9 shows another embodiment of a stack package 1000. As shown, the package comprises a first package 900. The first package can be a package formed by any of the processes described above. Package contacts 908 are provided on the bottom RDL of the first package. The package contacts, for example, are formed on contact pads of the bottom RDL. The package contacts may be configured in a ball grid array. Other package contact configurations may also be useful. Alternatively the first package can be a package stack, as described in FIGS. 8 a-8 b. For example, the first package can be a package stack comprising N packages. In one embodiment, a device 902 which is disposed over the first package comprises a flip chip package. The flip chip includes chip bumps 909 on its active surface. The chip bumps may be configured in a ball grid array. Other configurations of chip bumps may also be useful. The pattern of the top RDL pads of the first package corresponds to the pattern of the chip bumps of the device.
The chip bumps 909 of the second package are coupled to the top RDL 580 of the first package. Alternatively, instead of a flip chip, the second package can be another package to form a Package-On-Package structure.
Referring to FIGS. 8-9, it can be appreciated that the structural member 200 provides an access route coupling the die in the first package to a second package or die stacked above. In FIG. 8, the die in the first package 900 1 communicates with the die in the second package 900 N through the bottom RDL 581 of the first package, the through-vias 360 of the first package, the top RDL 580 of the first package and the bottom RDL 581 of the second package which is coupled to the die in the second package. Likewise in FIG. 10, the structural member 200 provides a similar mode of access from the die in the first package to the device or flip chip stacked thereon.
FIGS. 10 a-10 c illustrate other embodiments of a semiconductor package 1100. Referring to FIG. 10 a, the package comprises a substrate 874. The substrate 874 can for example be a Bismaleimide Triazine (BT) substrate. The substrate 874 includes top and bottom surfaces. The bottom surface is provided with package contacts 878. The package contacts, for example, are configured in a ball grid array. Other configurations of the package contacts may also be useful. The top surface, for example, includes substrate pads which are coupled to the package contacts by, for example, internal conductive traces.
A chip package 800 is mounted on the substrate 874. The chip package, in one embodiment, comprises a flip chip with chip bumps 808 on its active surface. The chip bumps are electrically coupled to the package contacts. In other embodiment, the chip package may comprise any of the packages as described in FIGS. 4 a-4 b to 7 a-7 b.
In accordance with one embodiment, a structural member 200 is disposed between the chip package 800 and substrate 874. The structural member 200 comprises top and bottom RDLs. The top RDL comprises top RDL contact pads. The pattern of the top RDL contact pads corresponds to, for example, the chip bumps of the chip package. The bottom RDL comprises bottom RDL contact bumps 809. The pattern of the bottom RDL contact bumps, for example, corresponds to the substrate pads. The top and bottom RDL contact pads are coupled by the through-vias 360.
The chip package is mounted onto the top surface of the structural member. An underfill 833 may be provided between the chip bumps and top RDL. The bottom of the structural member is coupled to the top surface of the substrate. By disposing the structural member between the substrate and chip package, it acts as an interposer. The interposer provides electrical connection between the substrate and the chip package. In one embodiment, the structural member and chip package can be assembled in parallel, as previously described.
In one embodiment, the material of the structural member is appropriately selected to balance the CTE mismatch between the chip package, the filled through-vias and the substrate. The materials of the structural member can be selected from, for example, substrate core materials, mold compounds, organic materials or mixtures thereof. Other types of materials may also be useful.
The semiconductor package 1100, for example can be encapsulated by a mold compound 843, as shown in FIG. 10 b. In other embodiments, the semiconductor package 1100 may be provided with underfill 834 between the interposer and substrate, as shown in FIG. 10 c.
As described, one embodiment of the structural member may be made from mold compound material. One advantage of using mold compound as the structural member material is the flexibility in designing the properties of the mold compound. When designed and selected with the appropriate CTE and mechanical properties, the mold compound structural member improves thermal cycle reliability.
The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The foregoing embodiments, therefore, are to be considered in all respects illustrative rather than limiting the invention described herein. Scope of the invention is thus indicated by the appended claims, rather than by the foregoing description, and all changes that come within the meaning and range of equivalency of the claims are intended to be embraced therein.

Claims (20)

What is claimed is:
1. A semiconductor package comprising:
a package substrate having top and bottom surfaces, wherein the bottom surface comprises a plurality of package contacts;
a structural member having first and second major planar surfaces disposed directly on top of the top surface of the package substrate, wherein the whole structural member is formed by a single insulator layer and the structural member includes
a die attach region which accommodates a die for packaging and is devoid of an opening,
a peripheral region surrounding the die attach region, wherein the single insulator layer of the structural member extends throughout the die attach region and the peripheral region,
through-vias disposed in both the die attach region and peripheral region and extend from the first to the second major planar surfaces of the structural member, wherein the through-vias comprise conductive material having top and bottom surfaces which are coplanar with the first and second major planar surfaces of the structural member,
top and bottom RDLs having RDL contact pads disposed over the top and bottom surface of the through-vias respectively, wherein the top RDL contact pads are coupled to the bottom RDL contact pads by the through-vias and wherein the top and bottom RDL contact pads and through-vias are separate and distinct connected features, and
a plurality of contact bumps disposed over the second major planar surface; and
a die being disposed directly on top of the structural member and is attached to the first major planar surface of the structural member in the die attach region,
wherein the structural member serves as an interposer between the die and the package substrate.
2. The semiconductor package of claim 1 wherein the die is a flip chip having a plurality of chip bumps being attached to the first major planar surface of the structural member.
3. The semiconductor package of claim 1 wherein the contact bumps are coupled to the bottom RDL contact pads.
4. The semiconductor package of claim 3 comprises an underfill disposed between the structural member and the package substrate.
5. The semiconductor package of claim 3 comprises an encapsulant which encapsulates the die and structural member, wherein the encapsulant covers and contacts the second major planar surface, a portion of the first major planar surface and lateral side surfaces of the structural member and directly contacts the die.
6. The semiconductor package of claim 5 wherein the encapsulant and the single insulator layer of the structural member comprise a first material and the package substrate comprises a second material, wherein the first and second materials are different.
7. The semiconductor package of claim 1 wherein the through-vias comprise tapered sidewalls.
8. A semiconductor package comprising:
a substrate;
a structural member having first and second major surfaces that are substantially planar, the whole structural member is formed by a single insulator layer which is made of mold compounds and the structural member includes
a die attach region which accommodates a die for packaging and is devoid of an opening,
a peripheral region surrounding the die attach region, wherein the single insulator layer of the structural member extends throughout the die attach region and the peripheral region,
a plurality of through-vias, wherein the through-vias extend from the first to the second major surface of the structural member, wherein the through-vias comprise conductive material having top and bottom surfaces which are coplanar with the first and second major surfaces of the structural member,
top and bottom RDLs having RDL contact pads disposed over the top and bottom surface of the through-vias respectively, wherein the top RDL contact pads are coupled to the bottom RDL contact pads by the through-vias and wherein the top and bottom RDL contact pads and through-vias are separate and distinct connected features, and
a plurality of contact bumps disposed on the second major surface;
a die, which comprises a plurality of chip bumps, being attached to the first major surface of the structural member in the die attach region; and
an encapsulant, wherein the encapsulant covers the second major planar-surface and at least a portion of lateral side surfaces of the structural member,
wherein the structural member serves as an interposer between the die and the substrate.
9. The semiconductor package of claim 8 wherein:
the chip bumps comprise a first distance which is the minimum separation between centers of any two adjacent chip bumps,
the contact bumps comprise a second distance which is the minimum separation between centers of any two adjacent contact bumps, and
the first distance is less than the second distance.
10. The semiconductor package of claim 8 wherein the single insulator layer of the structural member which comprises mold compounds balances the CTE mismatch between components of the semiconductor package.
11. The semiconductor package of claim 1 wherein the single insulator layer of the structural member comprises a material which comprises substrate core materials, mold compounds or organic materials.
12. The semiconductor package of claim 8 wherein the encapsulant is an underfill material that fully encapsulates the contact bumps and fills up a space between the structural member and the substrate and only covers a portion of lateral side surfaces of the structural member.
13. The semiconductor package of claim 10 wherein the encapsulant is a mold compound that encapsulates the contact bumps, the structural member and the die.
14. The semiconductor package of claim 13 wherein the encapsulant and the single insulator layer of the structural member comprise the same material.
15. The semiconductor package of claim 8 wherein the plurality of through-vias are disposed in both the die attach region and the peripheral region.
16. The semiconductor package of claim 8 wherein the plurality of through-vias are disposed only in the die attach region.
17. The semiconductor package of claim 8 wherein the plurality of through-vias are disposed only in the peripheral region.
18. The semiconductor package of claim 11 wherein the material comprises an inorganic material, wherein the inorganic material comprises a ceramic based material.
19. The semiconductor package of claim 1 comprising an encapsulant which covers only the second major planar surface and a portion of lateral side surfaces of the structural member.
20. The semiconductor package of claim 12 further comprising a separate underfill material that covers the chip bumps and top RDL.
US13/737,923 2008-07-18 2013-01-09 Packaging structural member Active US9142487B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US13/737,923 US9142487B2 (en) 2008-07-18 2013-01-09 Packaging structural member
US14/857,843 US9704726B2 (en) 2008-07-18 2015-09-18 Packaging structural member

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US8174508P 2008-07-18 2008-07-18
US12/505,552 US8384203B2 (en) 2008-07-18 2009-07-20 Packaging structural member
US13/737,923 US9142487B2 (en) 2008-07-18 2013-01-09 Packaging structural member

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/505,552 Continuation US8384203B2 (en) 2008-07-18 2009-07-20 Packaging structural member

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/857,843 Division US9704726B2 (en) 2008-07-18 2015-09-18 Packaging structural member

Publications (2)

Publication Number Publication Date
US20130119560A1 US20130119560A1 (en) 2013-05-16
US9142487B2 true US9142487B2 (en) 2015-09-22

Family

ID=41529571

Family Applications (3)

Application Number Title Priority Date Filing Date
US12/505,552 Active 2030-02-10 US8384203B2 (en) 2008-07-18 2009-07-20 Packaging structural member
US13/737,923 Active US9142487B2 (en) 2008-07-18 2013-01-09 Packaging structural member
US14/857,843 Active US9704726B2 (en) 2008-07-18 2015-09-18 Packaging structural member

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/505,552 Active 2030-02-10 US8384203B2 (en) 2008-07-18 2009-07-20 Packaging structural member

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/857,843 Active US9704726B2 (en) 2008-07-18 2015-09-18 Packaging structural member

Country Status (3)

Country Link
US (3) US8384203B2 (en)
SG (3) SG10201505279RA (en)
TW (2) TWI512848B (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150340308A1 (en) * 2014-05-21 2015-11-26 Broadcom Corporation Reconstituted interposer semiconductor package
US20160013144A1 (en) * 2014-06-12 2016-01-14 Taiwan Semiconductor Manufacturing Company, Ltd. Pad Design For Reliability Enhancement in Packages
US10756007B2 (en) 2014-06-12 2020-08-25 Taiwan Semiconductor Manufacturing Company, Ltd. Pad design for reliability enhancement in packages
US10886232B2 (en) 2019-05-10 2021-01-05 Applied Materials, Inc. Package structure and fabrication methods
US10937726B1 (en) 2019-11-27 2021-03-02 Applied Materials, Inc. Package structure with embedded core
US11063169B2 (en) 2019-05-10 2021-07-13 Applied Materials, Inc. Substrate structuring methods
US11232951B1 (en) 2020-07-14 2022-01-25 Applied Materials, Inc. Method and apparatus for laser drilling blind vias
US11257790B2 (en) 2020-03-10 2022-02-22 Applied Materials, Inc. High connectivity device stacking
US11342256B2 (en) 2019-01-24 2022-05-24 Applied Materials, Inc. Method of fine redistribution interconnect formation for advanced packaging applications
US11400545B2 (en) 2020-05-11 2022-08-02 Applied Materials, Inc. Laser ablation for package fabrication
US11404318B2 (en) 2020-11-20 2022-08-02 Applied Materials, Inc. Methods of forming through-silicon vias in substrates for advanced packaging
US11454884B2 (en) 2020-04-15 2022-09-27 Applied Materials, Inc. Fluoropolymer stamp fabrication method
US11521937B2 (en) 2020-11-16 2022-12-06 Applied Materials, Inc. Package structures with built-in EMI shielding
US11676832B2 (en) 2020-07-24 2023-06-13 Applied Materials, Inc. Laser ablation system for package fabrication
US11705365B2 (en) 2021-05-18 2023-07-18 Applied Materials, Inc. Methods of micro-via formation for advanced packaging
US11931855B2 (en) 2019-06-17 2024-03-19 Applied Materials, Inc. Planarization methods for packaging substrates

Families Citing this family (104)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101053079A (en) 2004-11-03 2007-10-10 德塞拉股份有限公司 Stacked packaging improvements
US8058101B2 (en) 2005-12-23 2011-11-15 Tessera, Inc. Microelectronic packages and methods therefor
US20100109169A1 (en) * 2008-04-29 2010-05-06 United Test And Assembly Center Ltd Semiconductor package and method of making the same
US20120010645A1 (en) * 2009-03-20 2012-01-12 Proarc Medical Ltd. Methods and devices for urethral treatment
US8803332B2 (en) * 2009-09-11 2014-08-12 Taiwan Semiconductor Manufacturing Company, Ltd. Delamination resistance of stacked dies in die saw
US8772087B2 (en) * 2009-10-22 2014-07-08 Infineon Technologies Ag Method and apparatus for semiconductor device fabrication using a reconstituted wafer
TWI497679B (en) * 2009-11-27 2015-08-21 Advanced Semiconductor Eng Semiconductor package and manufacturing method thereof
TWI401753B (en) * 2009-12-31 2013-07-11 Advanced Semiconductor Eng Method for making a stackable package
US8569894B2 (en) 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
TWI411075B (en) 2010-03-22 2013-10-01 Advanced Semiconductor Eng Semiconductor package and manufacturing method thereof
US8624374B2 (en) 2010-04-02 2014-01-07 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8895440B2 (en) 2010-08-06 2014-11-25 Stats Chippac, Ltd. Semiconductor die and method of forming Fo-WLCSP vertical interconnect using TSV and TMV
US8501544B2 (en) * 2010-08-31 2013-08-06 Stats Chippac, Ltd. Semiconductor device and method of forming adhesive material over semiconductor die and carrier to reduce die shifting during encapsulation
US20120068342A1 (en) * 2010-09-16 2012-03-22 Lee Kevin J Electrically conductive adhesive for temporary bonding
US8313982B2 (en) * 2010-09-20 2012-11-20 Texas Instruments Incorporated Stacked die assemblies including TSV die
US8936966B2 (en) 2012-02-08 2015-01-20 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging methods for semiconductor devices
US8105875B1 (en) 2010-10-14 2012-01-31 Taiwan Semiconductor Manufacturing Company, Ltd. Approach for bonding dies onto interposers
US9064879B2 (en) 2010-10-14 2015-06-23 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging methods and structures using a die attach film
US8941222B2 (en) 2010-11-11 2015-01-27 Advanced Semiconductor Engineering Inc. Wafer level semiconductor package and manufacturing methods thereof
KR101075241B1 (en) 2010-11-15 2011-11-01 테세라, 인코포레이티드 Microelectronic package with terminals on dielectric mass
US20120146206A1 (en) 2010-12-13 2012-06-14 Tessera Research Llc Pin attachment
US9406658B2 (en) 2010-12-17 2016-08-02 Advanced Semiconductor Engineering, Inc. Embedded component device and manufacturing methods thereof
US8618659B2 (en) 2011-05-03 2013-12-31 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
KR101128063B1 (en) 2011-05-03 2012-04-23 테세라, 인코포레이티드 Package-on-package assembly with wire bonds to encapsulation surface
US9142502B2 (en) * 2011-08-31 2015-09-22 Zhiwei Gong Semiconductor device packaging having pre-encapsulation through via formation using drop-in signal conduits
US9245773B2 (en) 2011-09-02 2016-01-26 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device packaging methods and structures thereof
US9418876B2 (en) 2011-09-02 2016-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Method of three dimensional integrated circuit assembly
US9312214B2 (en) * 2011-09-22 2016-04-12 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor packages having polymer-containing substrates and methods of forming same
US20130075892A1 (en) * 2011-09-27 2013-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Method for Three Dimensional Integrated Circuit Fabrication
US8404520B1 (en) 2011-10-17 2013-03-26 Invensas Corporation Package-on-package assembly with wire bond vias
US8946757B2 (en) 2012-02-17 2015-02-03 Invensas Corporation Heat spreading substrate with embedded interconnects
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US8372741B1 (en) 2012-02-24 2013-02-12 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US8810024B2 (en) * 2012-03-23 2014-08-19 Stats Chippac Ltd. Semiconductor method and device of forming a fan-out PoP device with PWB vertical interconnect units
US10049964B2 (en) 2012-03-23 2018-08-14 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a fan-out PoP device with PWB vertical interconnect units
US9842798B2 (en) 2012-03-23 2017-12-12 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a PoP device with embedded vertical interconnect units
US9837303B2 (en) 2012-03-23 2017-12-05 STATS ChipPAC Pte. Ltd. Semiconductor method and device of forming a fan-out device with PWB vertical interconnect units
US9991190B2 (en) * 2012-05-18 2018-06-05 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging with interposer frame
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US9136254B2 (en) 2013-02-01 2015-09-15 Invensas Corporation Microelectronic package having wire bond vias and stiffening layer
US9070667B2 (en) * 2013-02-27 2015-06-30 Taiwan Semiconductor Manufacturing Company, Ltd. Peripheral electrical connection of package on package
US8941244B1 (en) * 2013-07-03 2015-01-27 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and manufacturing method thereof
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US20150041993A1 (en) 2013-08-06 2015-02-12 Infineon Technologies Ag Method for manufacturing a chip arrangement, and a chip arrangement
US9167710B2 (en) 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
US20150296617A1 (en) * 2014-04-09 2015-10-15 Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. Interposer frame with polymer matrix and methods of fabrication
US10446335B2 (en) * 2013-08-08 2019-10-15 Zhuhai Access Semiconductor Co., Ltd. Polymer frame for a chip, such that the frame comprises at least one via in series with a capacitor
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US20150076714A1 (en) 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US10418298B2 (en) * 2013-09-24 2019-09-17 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming dual fan-out semiconductor package
US9209046B2 (en) * 2013-10-02 2015-12-08 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and manufacturing method thereof
US9583456B2 (en) 2013-11-22 2017-02-28 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9379074B2 (en) 2013-11-22 2016-06-28 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9263394B2 (en) 2013-11-22 2016-02-16 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9209154B2 (en) * 2013-12-04 2015-12-08 Bridge Semiconductor Corporation Semiconductor package with package-on-package stacking capability and method of manufacturing the same
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
KR102186203B1 (en) 2014-01-23 2020-12-04 삼성전자주식회사 Package-on-package device including the same
US9318452B2 (en) 2014-03-21 2016-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor packages and methods of forming the same
US9735129B2 (en) * 2014-03-21 2017-08-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor packages and methods of forming the same
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US20150279814A1 (en) * 2014-04-01 2015-10-01 Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. Embedded chips
CN104270885A (en) * 2014-05-05 2015-01-07 珠海越亚封装基板技术股份有限公司 Insert Frame Having Polymer Substrate And Manufacturing Method Of The Frame
US9252138B2 (en) 2014-05-27 2016-02-02 General Electric Company Interconnect devices for electronic packaging assemblies
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9396999B2 (en) * 2014-07-01 2016-07-19 Freescale Semiconductor, Inc. Wafer level packaging method
EP3167485A4 (en) 2014-07-11 2018-03-07 Intel Corporation Scalable package architecture and associated techniques and configurations
US9627285B2 (en) 2014-07-25 2017-04-18 Dyi-chung Hu Package substrate
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9502372B1 (en) 2015-04-30 2016-11-22 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
KR102495916B1 (en) 2015-08-13 2023-02-03 삼성전자 주식회사 Semiconductor package
US9490222B1 (en) 2015-10-12 2016-11-08 Invensas Corporation Wire bond wires for interference shielding
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
KR101973427B1 (en) * 2015-11-18 2019-04-29 삼성전기주식회사 Electronic component package and electronic device comprising the same
TWI567882B (en) * 2015-12-15 2017-01-21 財團法人工業技術研究院 Semiconductor device and manufacturing method of the same
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
TWI581676B (en) * 2016-04-27 2017-05-01 矽品精密工業股份有限公司 Electronic package and substrate structure
US9653391B1 (en) * 2016-06-30 2017-05-16 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor packaging structure and manufacturing method thereof
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US9761547B1 (en) 2016-10-17 2017-09-12 Northrop Grumman Systems Corporation Crystalline tile
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
US20200083180A1 (en) * 2016-12-31 2020-03-12 Intel Corporation Electronic package assembly with stiffener
CN109300794B (en) * 2017-07-25 2021-02-02 中芯国际集成电路制造(上海)有限公司 Package structure and method for forming the same
KR102525490B1 (en) * 2017-10-24 2023-04-24 삼성전자주식회사 Printed circuit board, semiconductor package and method for fabricating semiconductor package
EP3557608A1 (en) * 2018-04-19 2019-10-23 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Packaged integrated circuit with interposing functionality and method for manufacturing such a packaged integrated circuit
US10622321B2 (en) * 2018-05-30 2020-04-14 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structures and methods of forming the same
US11450641B2 (en) * 2019-09-27 2022-09-20 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating package structure
CN111430310A (en) * 2020-04-02 2020-07-17 华天科技（昆山）电子有限公司 System-in-chip integrated packaging structure, manufacturing method thereof and three-dimensional stacked device
US20230139175A1 (en) * 2021-11-01 2023-05-04 Micron Technology, Inc. Semiconductor device assemblies including monolithic silicon structures for thermal dissipation and methods of making the same

Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6159767A (en) 1996-05-20 2000-12-12 Epic Technologies, Inc. Single chip modules, repairable multichip modules, and methods of fabrication thereof
US6294407B1 (en) * 1998-05-06 2001-09-25 Virtual Integration, Inc. Microelectronic packages including thin film decal and dielectric adhesive layer having conductive vias therein, and methods of fabricating the same
US20010054758A1 (en) 2000-06-21 2001-12-27 Isaak Harlan R. Three-dimensional memory stacking using anisotropic epoxy interconnections
US20020020898A1 (en) 2000-08-16 2002-02-21 Vu Quat T. Microelectronic substrates with integrated devices
US20020066948A1 (en) * 2000-09-26 2002-06-06 Samsung Electronics Co., Ltd. Circuit board having interconnection ball lands and ball grid array (BGA) package using the circuit board
US20020117743A1 (en) 2000-12-27 2002-08-29 Matsushita Electric Industrial Co., Ltd. Component built-in module and method for producing the same
US20020185303A1 (en) * 2001-03-12 2002-12-12 Ngk Spark Plug Co., Ltd. Wiring circuit board and method for producing same
US20030068852A1 (en) * 2000-09-13 2003-04-10 Intel Corporation Protective film for the fabrication of direct build-up layers on an encapsulated die package
TW200300283A (en) 2001-11-08 2003-05-16 Motorola Inc Semiconductor package device and method of formation and testing
US20030103338A1 (en) * 2001-11-30 2003-06-05 Intel Corporation Electronic package having multiple-zone interconnects and methods of manufacture
US6664617B2 (en) 2000-12-19 2003-12-16 Convergence Technologies, Ltd. Semiconductor package
US6669617B1 (en) 1997-10-02 2003-12-30 Miyakoshi Printing Machinery Co., Ltd. Paper web folding and cutting apparatus
US6781242B1 (en) 2002-12-02 2004-08-24 Asat, Ltd. Thin ball grid array package
US20050046002A1 (en) * 2003-08-26 2005-03-03 Kang-Wook Lee Chip stack package and manufacturing method thereof
US6891273B2 (en) * 2003-01-22 2005-05-10 Siliconware Precision Industries Co., Ltd. Semiconductor package and fabrication method thereof
US20050124148A1 (en) * 2002-01-31 2005-06-09 Tuominen Risto Method for embedding a component in a base and forming a contact
US20060001179A1 (en) * 2004-06-30 2006-01-05 Shinko Electric Industries Co., Ltd. Interposer, method of fabricating the same, and semiconductor device using the same
US20060097402A1 (en) * 2004-11-08 2006-05-11 Siliconware Precision Industries Co., Ltd. Semiconductor device having flip-chip package and method for fabricating the same
TW200620576A (en) 2004-08-10 2006-06-16 Texas Instruments Inc Low profile, chip-scale package and method of fabrication
US20060131736A1 (en) 2003-06-12 2006-06-22 Jansman Andreas B M Package for a high-frequency electronic device
US20060234420A1 (en) * 2002-11-21 2006-10-19 Takehide Yokozuka Electronic device
US20070096291A1 (en) * 2005-10-27 2007-05-03 Takeshi Kawabata Stacked semiconductor device and lower module of stacked semiconductor device
US20070126122A1 (en) * 2004-05-06 2007-06-07 Michael Bauer Semiconductor device with a wiring substrate and method for producing the same
US20080111233A1 (en) 2006-11-10 2008-05-15 Pendse Rajendra D Semiconductor package with embedded die
US20080157316A1 (en) 2007-01-03 2008-07-03 Advanced Chip Engineering Technology Inc. Multi-chips package and method of forming the same
US20080277800A1 (en) * 2007-05-08 2008-11-13 Samsung Electronics Co., Ltd. Semiconductor package and method of forming the same
US20090065907A1 (en) * 2007-07-31 2009-03-12 Tessera, Inc. Semiconductor packaging process using through silicon vias
US20090200662A1 (en) * 2008-02-12 2009-08-13 United Test And Assembly Center Ltd Semiconductor package and method of making the same
US7619901B2 (en) * 2007-06-25 2009-11-17 Epic Technologies, Inc. Integrated structures and fabrication methods thereof implementing a cell phone or other electronic system
US20090294938A1 (en) * 2008-05-27 2009-12-03 Nan-Cheng Chen Flip-chip package with fan-out wlcsp
US20090309212A1 (en) 2008-06-11 2009-12-17 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Stress Relief Layer Between Die and Interconnect Structure

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6191477B1 (en) * 1999-02-17 2001-02-20 Conexant Systems, Inc. Leadless chip carrier design and structure
US6582979B2 (en) * 2000-11-15 2003-06-24 Skyworks Solutions, Inc. Structure and method for fabrication of a leadless chip carrier with embedded antenna
US6861750B2 (en) * 2002-02-01 2005-03-01 Broadcom Corporation Ball grid array package with multiple interposers
FR2861216B1 (en) * 2003-10-21 2006-02-10 St Microelectronics Sa SEMICONDUCTOR PACKAGE WITH CHIP ON SUPPORT PLATE
TWI260056B (en) * 2005-02-01 2006-08-11 Phoenix Prec Technology Corp Module structure having an embedded chip
US20070212813A1 (en) * 2006-03-10 2007-09-13 Fay Owen R Perforated embedded plane package and method
US7473577B2 (en) * 2006-08-11 2009-01-06 International Business Machines Corporation Integrated chip carrier with compliant interconnect
US20080157342A1 (en) * 2007-01-03 2008-07-03 Advanced Chip Engineering Technology Inc. Package with a marking structure and method of the same
SG152086A1 (en) * 2007-10-23 2009-05-29 Micron Technology Inc Packaged semiconductor assemblies and associated systems and methods

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6159767A (en) 1996-05-20 2000-12-12 Epic Technologies, Inc. Single chip modules, repairable multichip modules, and methods of fabrication thereof
US6669617B1 (en) 1997-10-02 2003-12-30 Miyakoshi Printing Machinery Co., Ltd. Paper web folding and cutting apparatus
US6294407B1 (en) * 1998-05-06 2001-09-25 Virtual Integration, Inc. Microelectronic packages including thin film decal and dielectric adhesive layer having conductive vias therein, and methods of fabricating the same
US20010054758A1 (en) 2000-06-21 2001-12-27 Isaak Harlan R. Three-dimensional memory stacking using anisotropic epoxy interconnections
US20020020898A1 (en) 2000-08-16 2002-02-21 Vu Quat T. Microelectronic substrates with integrated devices
US20030068852A1 (en) * 2000-09-13 2003-04-10 Intel Corporation Protective film for the fabrication of direct build-up layers on an encapsulated die package
US20020066948A1 (en) * 2000-09-26 2002-06-06 Samsung Electronics Co., Ltd. Circuit board having interconnection ball lands and ball grid array (BGA) package using the circuit board
US6664617B2 (en) 2000-12-19 2003-12-16 Convergence Technologies, Ltd. Semiconductor package
US20020117743A1 (en) 2000-12-27 2002-08-29 Matsushita Electric Industrial Co., Ltd. Component built-in module and method for producing the same
US20020185303A1 (en) * 2001-03-12 2002-12-12 Ngk Spark Plug Co., Ltd. Wiring circuit board and method for producing same
TW200300283A (en) 2001-11-08 2003-05-16 Motorola Inc Semiconductor package device and method of formation and testing
US20030103338A1 (en) * 2001-11-30 2003-06-05 Intel Corporation Electronic package having multiple-zone interconnects and methods of manufacture
US20050124148A1 (en) * 2002-01-31 2005-06-09 Tuominen Risto Method for embedding a component in a base and forming a contact
US6991966B2 (en) 2002-01-31 2006-01-31 Imbera Electronics Oy Method for embedding a component in a base and forming a contact
US20060234420A1 (en) * 2002-11-21 2006-10-19 Takehide Yokozuka Electronic device
US6781242B1 (en) 2002-12-02 2004-08-24 Asat, Ltd. Thin ball grid array package
US6891273B2 (en) * 2003-01-22 2005-05-10 Siliconware Precision Industries Co., Ltd. Semiconductor package and fabrication method thereof
US20060131736A1 (en) 2003-06-12 2006-06-22 Jansman Andreas B M Package for a high-frequency electronic device
US20050046002A1 (en) * 2003-08-26 2005-03-03 Kang-Wook Lee Chip stack package and manufacturing method thereof
US20070126122A1 (en) * 2004-05-06 2007-06-07 Michael Bauer Semiconductor device with a wiring substrate and method for producing the same
US20060001179A1 (en) * 2004-06-30 2006-01-05 Shinko Electric Industries Co., Ltd. Interposer, method of fabricating the same, and semiconductor device using the same
TW200620576A (en) 2004-08-10 2006-06-16 Texas Instruments Inc Low profile, chip-scale package and method of fabrication
US20060097402A1 (en) * 2004-11-08 2006-05-11 Siliconware Precision Industries Co., Ltd. Semiconductor device having flip-chip package and method for fabricating the same
US20070096291A1 (en) * 2005-10-27 2007-05-03 Takeshi Kawabata Stacked semiconductor device and lower module of stacked semiconductor device
US20080111233A1 (en) 2006-11-10 2008-05-15 Pendse Rajendra D Semiconductor package with embedded die
US20080157316A1 (en) 2007-01-03 2008-07-03 Advanced Chip Engineering Technology Inc. Multi-chips package and method of forming the same
US20080277800A1 (en) * 2007-05-08 2008-11-13 Samsung Electronics Co., Ltd. Semiconductor package and method of forming the same
US7619901B2 (en) * 2007-06-25 2009-11-17 Epic Technologies, Inc. Integrated structures and fabrication methods thereof implementing a cell phone or other electronic system
US20090065907A1 (en) * 2007-07-31 2009-03-12 Tessera, Inc. Semiconductor packaging process using through silicon vias
US20090200662A1 (en) * 2008-02-12 2009-08-13 United Test And Assembly Center Ltd Semiconductor package and method of making the same
US20090294938A1 (en) * 2008-05-27 2009-12-03 Nan-Cheng Chen Flip-chip package with fan-out wlcsp
US20090309212A1 (en) 2008-06-11 2009-12-17 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Stress Relief Layer Between Die and Interconnect Structure

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150340308A1 (en) * 2014-05-21 2015-11-26 Broadcom Corporation Reconstituted interposer semiconductor package
US11177200B2 (en) 2014-06-12 2021-11-16 Taiwan Semiconductor Manufacturing Company, Ltd. Pad design for reliability enhancement in packages
US20160013144A1 (en) * 2014-06-12 2016-01-14 Taiwan Semiconductor Manufacturing Company, Ltd. Pad Design For Reliability Enhancement in Packages
US9824990B2 (en) * 2014-06-12 2017-11-21 Taiwan Semiconductor Manufacturing Company, Ltd. Pad design for reliability enhancement in packages
US10269745B2 (en) 2014-06-12 2019-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. Pad design for reliability enhancement in packages
US10756007B2 (en) 2014-06-12 2020-08-25 Taiwan Semiconductor Manufacturing Company, Ltd. Pad design for reliability enhancement in packages
US10833031B2 (en) 2014-06-12 2020-11-10 Taiwan Semiconductor Manufacturing Company, Ltd. Pad design for reliability enhancement in packages
US11600587B2 (en) 2014-06-12 2023-03-07 Taiwan Semiconductor Manufacturing Company, Ltd. Pad design for reliability enhancement in packages
US11342256B2 (en) 2019-01-24 2022-05-24 Applied Materials, Inc. Method of fine redistribution interconnect formation for advanced packaging applications
US11063169B2 (en) 2019-05-10 2021-07-13 Applied Materials, Inc. Substrate structuring methods
US11521935B2 (en) 2019-05-10 2022-12-06 Applied Materials, Inc. Package structure and fabrication methods
US11887934B2 (en) 2019-05-10 2024-01-30 Applied Materials, Inc. Package structure and fabrication methods
US11264333B2 (en) 2019-05-10 2022-03-01 Applied Materials, Inc. Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration
US11264331B2 (en) 2019-05-10 2022-03-01 Applied Materials, Inc. Package structure and fabrication methods
US11715700B2 (en) 2019-05-10 2023-08-01 Applied Materials, Inc. Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration
US11362235B2 (en) 2019-05-10 2022-06-14 Applied Materials, Inc. Substrate structuring methods
US11398433B2 (en) 2019-05-10 2022-07-26 Applied Materials, Inc. Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration
US10886232B2 (en) 2019-05-10 2021-01-05 Applied Materials, Inc. Package structure and fabrication methods
US11476202B2 (en) 2019-05-10 2022-10-18 Applied Materials, Inc. Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration
US11417605B2 (en) 2019-05-10 2022-08-16 Applied Materials, Inc. Reconstituted substrate for radio frequency applications
US11931855B2 (en) 2019-06-17 2024-03-19 Applied Materials, Inc. Planarization methods for packaging substrates
US10937726B1 (en) 2019-11-27 2021-03-02 Applied Materials, Inc. Package structure with embedded core
US11862546B2 (en) 2019-11-27 2024-01-02 Applied Materials, Inc. Package core assembly and fabrication methods
US11881447B2 (en) 2019-11-27 2024-01-23 Applied Materials, Inc. Package core assembly and fabrication methods
US11257790B2 (en) 2020-03-10 2022-02-22 Applied Materials, Inc. High connectivity device stacking
US11742330B2 (en) 2020-03-10 2023-08-29 Applied Materials, Inc. High connectivity device stacking
US11454884B2 (en) 2020-04-15 2022-09-27 Applied Materials, Inc. Fluoropolymer stamp fabrication method
US11927885B2 (en) 2020-04-15 2024-03-12 Applied Materials, Inc. Fluoropolymer stamp fabrication method
US11400545B2 (en) 2020-05-11 2022-08-02 Applied Materials, Inc. Laser ablation for package fabrication
US11232951B1 (en) 2020-07-14 2022-01-25 Applied Materials, Inc. Method and apparatus for laser drilling blind vias
US11676832B2 (en) 2020-07-24 2023-06-13 Applied Materials, Inc. Laser ablation system for package fabrication
US11521937B2 (en) 2020-11-16 2022-12-06 Applied Materials, Inc. Package structures with built-in EMI shielding
US11404318B2 (en) 2020-11-20 2022-08-02 Applied Materials, Inc. Methods of forming through-silicon vias in substrates for advanced packaging
US11705365B2 (en) 2021-05-18 2023-07-18 Applied Materials, Inc. Methods of micro-via formation for advanced packaging

Also Published As

Publication number Publication date
TW201023277A (en) 2010-06-16
TWI573201B (en) 2017-03-01
SG177945A1 (en) 2012-02-28
US20130119560A1 (en) 2013-05-16
US9704726B2 (en) 2017-07-11
US20100013081A1 (en) 2010-01-21
US8384203B2 (en) 2013-02-26
TWI512848B (en) 2015-12-11
SG10201505279RA (en) 2015-10-29
TW201533814A (en) 2015-09-01
SG158823A1 (en) 2010-02-26
US20160005629A1 (en) 2016-01-07

Similar Documents

Publication Publication Date Title
US9704726B2 (en) Packaging structural member
US20200373485A1 (en) Chip package
US8143719B2 (en) Vented die and package
US9502360B2 (en) Stress compensation layer for 3D packaging
US8455300B2 (en) Integrated circuit package system with embedded die superstructure and method of manufacture thereof
US7456088B2 (en) Integrated circuit package system including stacked die
US20030038381A1 (en) Interposer utilizing a perimeter wall to underfill the area between a flip chip and the interposer
US20090160043A1 (en) Dice Rearrangement Package Structure Using Layout Process to Form a Compliant Configuration
US20110209908A1 (en) Conductor package structure and method of the same
US8399985B2 (en) Mold design and semiconductor package
US10978408B2 (en) Semiconductor package and manufacturing method thereof
US9269693B2 (en) Fabrication method of semiconductor package
US11282791B2 (en) Semiconductor device having a heat dissipation structure connected chip package
KR102506106B1 (en) Package structure and method of fabricating the same
US9418876B2 (en) Method of three dimensional integrated circuit assembly
US9754898B2 (en) Semiconductor package and fabrication method thereof
CN114220775A (en) Semiconductor device package and method of forming a semiconductor device package
US20110031607A1 (en) Conductor package structure and method of the same
US9418874B2 (en) Method of fabricating semiconductor package
US11201142B2 (en) Semiconductor package, package on package structure and method of froming package on package structure
US20200051897A1 (en) Semiconductor package
TW202339136A (en) Package assembly

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED TEST AND ASSEMBLY CENTER LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOH, CHIN HOCK;SUN, YI SHENG ANTHONY;ZHANG, XUE REN;AND OTHERS;SIGNING DATES FROM 20090813 TO 20090911;REEL/FRAME:029599/0952

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: UTAC HEADQUARTERS PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED TEST AND ASSEMBLY CENTER LIMITED;REEL/FRAME:037959/0822

Effective date: 20150508

AS Assignment

Owner name: UTAC HEADQUARTERS PTE. LTD., SINGAPORE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO ADD THE ANNEX A AND THE ANNEX B WHICH WAS INADVERTENTLY LEFTOUT IN THE ORIGINAL ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED ON REEL 037959 FRAME 0822. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:UNITED TEST AND ASSEMBLY CENTER LIMITED;REEL/FRAME:039885/0541

Effective date: 20150508

AS Assignment

Owner name: UTAC HEADQUARTERS PTE. LTD., SINGAPORE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCLUDE PATENT NUMBER 8816482 PREVIOUSLY RECORDED AT REEL: 039885 FRAME: 0541. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:UNITED TEST AND ASSEMBLY CENTER LIMITED;REEL/FRAME:043979/0820

Effective date: 20150508

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8