Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS9235459 B2
Tipo de publicaciónConcesión
Número de solicitudUS 14/255,510
Fecha de publicación12 Ene 2016
Fecha de presentación17 Abr 2014
Fecha de prioridad5 Jun 2009
También publicado comoUS8046628, US8707092, US20100313067, US20120042201, US20140229762
Número de publicación14255510, 255510, US 9235459 B2, US 9235459B2, US-B2-9235459, US9235459 B2, US9235459B2
InventoresDavid R. Resnick
Cesionario originalMicron Technology, Inc.
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Failure recovery memory devices and methods
US 9235459 B2
Resumen
Memory devices and methods are described that include serially chained memory devices. In one or more of the configurations shown, a serial chain of memory devices includes a number of memory devices, and an error recovery device at an end of the chain. In one configuration shown, the serial chain of memory devices includes a chain of devices where each device is a stacked die memory device. Methods are described that show using the error recovery device in write operations and data recovery operations.
Imágenes(6)
Previous page
Next page
Reclamaciones(19)
What is claimed is:
1. A memory system, comprising:
a plurality of memory devices in a serial chain each memory device in the number of memory devices including:
a request input path configured for serial communication through the memory device;
a response output path configured for serial communication through the memory device;
a first logic block coupled to the input path to form error recovery data;
a second logic block coupled to the output path to recover data using the error recovery data; and
a selectable mode to assign any chosen memory device in the plurality of memory devices as an error recovery device.
2. The memory system of claim 1, wherein the selectable mode is only enabled in the last memory device in the chain.
3. The memory system of claim 1, wherein the plurality of memory devices include a plurality of solid state memory devices.
4. The memory system of claim 1, wherein the plurality of memory devices includes a plurality of flash memory devices.
5. The memory system of claim 4, wherein the plurality of flash memory devices includes a number of NAND memory devices.
6. The memory system of claim 1, wherein at least one memory device in the plurality of memory devices includes a stacked die memory device.
7. The memory system of claim 1, wherein at least one memory device in the plurality of memory devices includes a memory sub-chain.
8. The memory system of claim 7, wherein a last memory sub-chain in the plurality of memory devices is enabled as an error recovery device.
9. A memory system, comprising:
a plurality of memory devices in a serial chain each memory device in the number of memory devices including:
a memory request input;
a memory request output configured to pass on memory requests to a downstream memory device;
at least one ECC logic block; and
a selectable mode to assign any chosen memory device in the plurality of memory devices as an error recovery device.
10. The memory system of claim 9, wherein the selectable mode is only enabled in the last memory device in the chain.
11. The memory system of claim 9, wherein the plurality of memory devices include a plurality of solid state memory devices.
12. The memory system of claim 9, wherein the at least one ECC logic block is configured to form error recovery data by an XOR operation.
13. The memory system of claim 9, wherein the at least one ECC logic block is a single logic block configured to for error recovery data, and to recover data.
14. The solid state memory device of claim 9, wherein the at least one ECC logic block includes a first logic block to form error recovery data and a second logic block to recover data.
15. A solid state memory device, comprising:
a memory request input;
a memory request output configured to pass on memory requests to a downstream memory device; and
at least one ECC logic block, the solid state memory device having a selectable mode to assign the solid state memory device as an error recovery device.
16. The solid state memory device of claim 15, wherein the at least one ECC logic block includes a first logic block to form error recovery data and a second logic block to recover data.
17. The solid state memory device of claim 15, wherein the solid state memory device is a DRAM memory device.
18. The solid state memory device of claim 15, wherein the solid state memory device is a flash memory device.
19. The solid state memory device of claim 15, wherein the flash memory device is a NAND memory device.
Descripción
PRIORITY APPLICATION

This application is a continuation of U.S. application Ser. No. 13/279,926, filed on Oct. 24, 2011, which is a continuation of U.S. application Ser. No. 12/479,530, filed Jun. 5, 2009, now issued as U.S. Pat. No. 8,046,628, both of which are incorporated herein by reference in their entirety.

TECHNICAL FIELD

Various embodiments described herein relate to apparatus, systems, and methods associated with semiconductor memories.

BACKGROUND

A number of configurations in computer memory exist to protect data against errors or failure of memory devices. Error Check and Correcting (ECC) configurations such as Chipkill™ exist that protect computer memory systems from any single memory chip failure as well as multi-bit errors from any portion of a single memory chip. In Chipkill™, bits of multiple ECC words are scattered across multiple memory chips, such that the failure of any one memory chip will affect each ECC value looking like multiple correctable errors. This allows memory contents to be reconstructed despite the complete failure of one chip. ECC implementations more complex than Chipkill™ are seldom done with most current high density memory integrated circuits because of the additional memory and chip area required. Simpler detection/correction schemes such as parity check or single bit correction are often implemented.

In computer hard drive memory, Redundant Arrays of Inexpensive Disks (RAID) configurations allow backup of data when multiple drives are arranged in parallel, where n+1 drives are used to store data. The extra memory of the “1” drive of n+1 in a RAID 4 or RAID 5 configuration is used to store the ECC data. However, RAID configurations are often relatively slow during write operations because each write requires updating of the ECC data, such that two writes are required for every operation (one for the data being written, and another for the updated ECC being written). Performance of a RAID 5 configuration when writing is approximately one half the performance of reading. Other operations of a parallel RAID configuration, such as data recovery, can be much slower than half the speed of a read operation.

The inventor has realized that improved memory configurations with error recovery are desired that reduce the amount of memory needed to store error recover data (e.g., ECC data) for cases where recovery from failures of memory components is required. The inventor has further realized that improved memory configurations with error recovery are desired that reduce any impact to operating speed during error recovery, data write operations, etc. The inventor has further realized that memory configurations are desired that allow ECC to be included or left out without needing differing kinds of components, or adding expense if ECC is not required.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a chained memory configuration according to an embodiment of the invention.

FIG. 2A shows a block diagram of a memory device according to an embodiment of the invention.

FIG. 2B shows a block diagram of another memory configuration according to an embodiment of the invention.

FIG. 3 shows features of a write operation according to an embodiment of the invention.

FIG. 4 shows features of a recovery operation according to an embodiment of the invention.

FIG. 5 shows a block diagram of a stacked die memory device according to an embodiment of the invention.

DETAILED DESCRIPTION

In the following detailed description of the invention, reference is made to the accompanying drawings that form a part hereof and in which are shown, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made.

FIG. 1 shows a chained memory configuration, including a host processor or processors 100 coupled to a serially chained memory system 110. The memory system 110 includes a number of individual memory devices 120. In one embodiment, the memory devices 120 include solid state memory devices. Examples of solid state memory devices 120 include, but are not limited to dynamic random access memory (DRAM), static random access memory (SRAM), flash memory such as NOR or NAND, etc. In one embodiment, the solid state memory devices 120 include stacked chip memory devices, examples of which are described in more detail in FIGS. 5-7 below. FIG. 1 shows the number of chained memory devices 120 including a last memory device 120 in the chain. In one embodiment, the last device includes an error recovery device, such as error checking and correction (ECC) device 122.

In one example, error recovery data in the ECC device 122 is formed as the sum of the data written to the same address of all the other data units in the group. For example the address (100) in the ECC device 122 is written with A(100)+B(100)+C(100) . . . for as many memory devices (A, B, C, etc.) as there are in the chain. Thus ECC(n)=A(n)+B(n)+ . . . +M(n) for any number of memory devices A through M and for each data address within the memory devices. A common example of summing to form error recovery data includes performing an exclusive or (XOR) operation on incoming data. Individual error recovery data from each memory device 120 can be combined to form error recovery data in the ECC device 122. In the event of a failure in any given memory device 120, data can be reconstructed using the error recovery data in the ECC device 122 at the end of the chain.

The memory devices 120 of the memory system 110 are shown serially coupled together in the chain. The serial connection includes a request path 102 (which can also be referred to as an outgoing path) from the host 100, and a response path 104 (which can also be called a return path). In one embodiment, memory requests are sent from the host 100 down the request path 102. In one example the memory request is in packet form, and may include both data, and address and control information to indicate a particular memory device 120 and a location within the particular memory device 120.

In one embodiment, a request travels down the request path 102 until it reaches the ECC device 122, then it returns on the response path 104. For example, a write request travels down the request path 102 including the data to be written, along with address information. As the data is written in the particular memory device 120, an ECC update operation is sent to the ECC device 122 and a completion signal is returned to the host on the response path 104. If a read operation is requested, the data is returned on the response path.

Although FIG. 1 shows four memory devices 120, embodiments of the invention are not so limited. Any number of chained memory devices 120 are possible. In one example, five memory devices 120 are used, including four memory devices for data, and one ECC device 122. In another example, nine memory devices 120 are used, including eight memory devices for data, and one ECC device 122.

FIG. 2A shows a diagram of a portion of a single memory device 120 from FIG. 1. The request path 102 is shown along with the response path 104. The request and response paths 102, 104 allow serial communication through the memory device 120 while also allowing access to the device 120 itself, if a memory request is addressed to the particular device. The memory device 120 is shown with a memory request input 230 and a memory request output 232. When in a chained configuration as shown in FIG. 1, the memory request input 230 and memory request output 232 are located along the request path 102. The memory device 120 is also shown with a memory response input 234 and a memory response output 236. Similar to the above discussion, in a chained configuration as shown in FIG. 1, the memory response input 234 and memory response output 236 are located along the response path 104.

FIG. 2A also shows a first logic block 210 within the memory device 120, and coupled to the request path 102. In one embodiment, the first logic block 210 is configured to form error recovery data to update error recovery data that is stored in the ECC device 122.

In one example when new data is to be written to a given memory device 120 in the chain, corresponding error recovery data is updated. In one example, all memory devices 120 in the chain closer to the host controller than the addressed device merely pass the write request down the chain. Once the given memory device in the chain is reached, old data that is currently at the location to be written in the given memory device 120 is subtracted from the new data to be written at the location in the given memory device 120. The data to be written is then written into the location in the given memory device 120.

The difference is then passed down the remaining devices, if any, to the ECC device 122. In one example the ECC device then adds the difference that has been passed down, to the ECC data for the location to be written. In this way, the ECC data is updated to reflect the write operation. Because the error recovery data includes information from each memory device 120 in the chain, the data in any one failing memory device 120 can be reconstructed using the error recovery data.

FIG. 2A also shows a second logic block 220 within the memory device 120, and coupled to the response path 104. In one embodiment, when a recovery request is sent down the chain from the host 100, each second logic block 220 is configured to recover data from error recovery data in the ECC device 122 at the end of the chain. In one example each second logic block 220 is configured to XOR the error recovery data from the ECC device 122 as the error recovery data travels down the response path 104. When the response reaches the end of the chain proximate to the host 100, the XOR operations or other similar ECC operations in each second logic block 220 have provided the information necessary to reconstruct failed data in any given memory device 120. In one embodiment, the failed device that the data is to be recovered from is skipped as the error recovery data travels down the response path 104.

In one embodiment the memory device 120 includes local storage coupled to the first and/or second logic blocks 210, 220. Embodiments with local storage capacity allow error recovery data operations to take place independently within the memory device 120, without otherwise impacting other read or write operations or their timing. One configuration for local storage includes a register or similar memory capability within the first and/or second logic blocks 210, 220.

In one example, a specially configured ECC unit is installed in the chain of memory devices 120 as the ECC device 122. In another example, all memory devices 120 including the ECC device 122 have identical hardware, and the ECC device 122 is put into a mode that indicates that it is the ECC device 122. Embodiments using identical hardware for all memory devices 120 are more efficient for manufacturing purposes.

FIG. 2B shows a memory configuration 200 according to an embodiment of the invention. In FIG. 2B, a processor or processors 202 is coupled to a chain of sub-chains 204. In one example each sub-chain 204 is similar to the chain illustrated in FIG. 1. In one example, the memory configuration 200 includes an ECC sub-chain 206 located at the end of the chain of sub-chains 204. In one embodiment, serial connections are provided within the chain of sub-chains. FIG. 2B shows a request path 203 (which can also be referred to as an outgoing path), and a response path 201 (which can also be called a return path). In one embodiment, memory requests are sent from processor or processors 202 down the request path 203. In one example the memory request is in packet form, and may include both data, and address information to indicate a sub-chain, particular memory device within a sub-chain 204, and a location within the particular memory device.

The embodiment illustrated in FIG. 2B provides a hierarchy of error recovery ability. In one example, each level of the hierarchy is managed similar to the single level embodiment described in FIGS. 1 and 2A. Although a two level hierarchy is shown in FIG. 2B, other levels of hierarchy are also possible.

FIG. 3 shows a method of performing a write operation according to an embodiment of the invention. The example method shown if FIG. 3 can be performed using devices described above and illustrated in FIGS. 1 and 2A-2B. In operation 310, new data to be written is sent to a selected memory device in the chain of memory devices.

In operation 320, new error recovery data is calculated as the new data passes along the chain using data currently in the memory devices in the chain and the new data. In one example, old data is read at the selected device, and an ECC data update is calculated within the selected memory device by subtracting the old data from the new data. In one example, calculating new error recovery data includes an XOR operation. In one example, only the selected memory device in the chain performs the ECC data calculation, while other memory devices in the chain merely pass the request along the chain. One of ordinary skill in the art, having the benefit of the present disclosure will recognize that ECC operations other than XOR are also within the scope of the invention.

In operation 330, the new data is written in the selected memory device along the chain, and in operation 340, the new error recovery data is passed down the chain of memory devices to the ECC device at the end of the chain. In one embodiment, the new data is written at the same time that the new error recovery data is passed down the chain. Once the new error recovery data reaches the ECC device, in operation 350, the old error recovery data stored in the ECC device is modified by adding the new recovery data to the ECC data at the same address, generally the addition is a boolean XOR operation. Using the error recovery data and data from non-failing memory devices, data from any single failing memory device can be reconstructed.

In one example, if a device determines it has an unrecoverable data error, that device responds to the host or chain controller which then starts a recovery sequence. FIG. 4 shows an example method of performing a data recovery operation according to an embodiment of the invention. In operation 410, a recovery request is sent down the chain of memory devices. The recovery request specifies a memory address and device in the chain. In operation 420 data is placed into a local logic block in each memory device in the chain, consisting of data at the specified address within each device except the failing device, as the request passes down the chain of memory devices toward an ECC device at the end of the chain. In one example, a second ECC block such as ECC block 220 is used, however the invention is not so limited. In one embodiment, all ECC operations are performed in a single logic block within each memory device.

In operation 430, after the recovery request reaches the ECC device at the end of the chain, the requested error recovery data is returned back up the chain. In operation 440 the data is combined from the local logic blocks as described in operation 420 in each memory device, except the failing device, with the error recovery data to reconstruct the data from the failing device. In one example, combining the data from the local logic blocks includes an XOR operation. After the individual XOR operations at each memory device, when the data finishes traveling back up the chain, the data from the failing memory device is recovered.

Using the methods and serially interconnected devices as described in examples above, the extra read and write operations that are burdensome in a parallel configuration happen automatically and without any effort or time taken by a memory controller at a host. Because extra operations in the described serial configurations take place further down the chain from a write operation, the extra operations are largely hidden from a performance standpoint. Further, using the serial methods and devices described in examples above, a memory controller does not have to generate multiple read requests in a recovery operation as is needed in a parallel configuration.

A number of types of memory devices are possible for use in methods and device configurations described above. Some examples include, but are not limited to, dynamic random access memory (DRAM), static random access memory (SRAM), flash memory such as NAND or NOR, etc. FIG. 5 shows a block diagram of a stacked chip memory device 500 that can be used in a chained memory system as described in embodiments above. Each individual memory device 500 operates to substantially concurrently transfer a plurality of outbound and/or inbound streams of commands, addresses, and/or data between a destination device (e.g., a host, such as one comprising one or more processors) and a set of stacked-array memory “vaults” 506. In one embodiment, a number of stacked chip memory devices 500 can be chained together as shown in the present disclosure.

FIG. 5 illustrates an example embodiment that includes a logic chip 502 as a base, with a number of stacked memory chips 504 a-504 n located on a side of the stacked memory chips 504 a-504 n. Each memory chip shown, such as memory chip 504 a includes a plurality of memory banks 510. A number of banks 510 from stacked memory chips 504 a-504 n make up each vault 506. In the example shown, each vault 506 is controlled by its own vault controller 520. In the example shown, a crossbar switch 522 is included in the device 500 to route memory operations to and from various vaults 506.

FIG. 5 further illustrates a request path 530 and a response path 532 similar to the paths described in embodiments above. Individual stacked chip memory devices 500 include a source interface 550 and a pass on interface 552. Similar to embodiments described above, the stacked chip memory device 500 may include a first logic block 540 coupled to the request path 530, and a second logic block 542 coupled to the response path 532.

The illustrated stacked chip memory device embodiment aggregates control logic that is normally located on each individual memory array die. The memory vaults 506 shown in the illustrated example share common control logic. The memory vault architecture strategically partitions memory control logic to increase energy efficiency while providing a finer granularity of powered-on memory banks. Embodiments shown also enable a standardized host processor to memory system interface. The standardized interface may reduce re-design cycle times as memory technology evolves.

The apparatus and systems of various embodiments may be useful in applications other than a high-density, multi-link, high-throughput semiconductor memory subsystem. Thus, various embodiments of the invention are not to be so limited. The illustrations of the stacked chip memory device 500 are intended to provide a general understanding of the structure of various embodiments. They are not intended to serve as a complete description of all the elements and features of apparatus and systems that might make use of the structures described herein.

The novel apparatus and systems of various embodiments may comprise or be incorporated into electronic circuitry used in computers, communication and signal processing circuitry, single-processor or multi-processor modules, single or multiple embedded processors, multi-core processors, data switches, and other information handling systems.

Examples of such systems, include, but are not limited to supercomputers, televisions, cellular telephones, personal data assistants (PDAs), personal computers (e.g., laptop computers, desktop computers, handheld computers, tablet computers, etc.), workstations, radios, video players, audio players (e.g., MP3 (Motion Picture Experts Group, Audio Layer 3) players), vehicles, medical devices (e.g., heart monitor, blood pressure monitor, etc.), set top boxes, and others.

While a number of embodiments of the invention are described, the above lists are not intended to be exhaustive. Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative and not restrictive. Combinations of the above embodiments, and other embodiments, will be apparent to those of skill in the art upon studying the above description.

Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US592834316 Jun 199827 Jul 1999Rambus Inc.Memory module having memory devices containing internal device ID registers and method of initializing same
US668337218 Nov 199927 Ene 2004Sun Microsystems, Inc.Memory expansion module with stacked memory packages and a serial storage unit
US700006210 Feb 200514 Feb 2006Rambus Inc.System and method featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
US720696225 Nov 200317 Abr 2007International Business Machines CorporationHigh reliability memory subsystem using data error correcting code symbol sliced command repowering
US736353320 Abr 200622 Abr 2008International Business Machines CorporationHigh reliability memory module with a fault tolerant address and command bus
US74841617 Sep 200727 Ene 2009International Business Machines CorporationSystem, method and storage medium for providing fault detection and correction in a memory subsystem
US767672923 Ago 20069 Mar 2010Sun Microsystems, Inc.Data corruption avoidance in DRAM chip sparing
US77012516 Mar 200820 Abr 2010Xilinx, Inc.Methods and apparatus for implementing a stacked memory programmable integrated circuit system in package
US77460958 Jun 200929 Jun 2010Round Rock Research, LlcMemory module and method having improved signal routing topology
US777929210 Ago 200717 Ago 2010International Business Machines CorporationEfficient storage of metadata in a system memory
US78408607 Ago 200823 Nov 2010International Business Machines CorporationDouble DRAM bit steering for multiple error corrections
US80466285 Jun 200925 Oct 2011Micron Technology, Inc.Failure recovery memory devices and methods
US870709224 Oct 201122 Abr 2014Micron Technology, Inc.Failure recovery memory devices and methods
US2005010535013 Nov 200319 May 2005David ZimmermanMemory channel test fixture and method
US2005016288210 May 200428 Jul 2005Advanced Micro Devices, Inc.Method for initializing a system including a host and plurality of memory modules connected via a serial memory interconnect
US2006014663730 Dic 20046 Jul 2006Vogt Pete DI/O data interconnect reuse as repeater
US200601793629 Feb 200510 Ago 2006International Business Machines CorporationDouble DRAM bit steering for multiple error corrections
US2006027172010 May 200630 Nov 2006Ralph JamesSystem and method for transmitting data packets in a computer system having a memory hub architecture
US2007013653714 Dic 200514 Jun 2007Sun Microsystems, Inc.System memory board subsystem using dram with stacked dedicated high speed point to point links
US2008010110418 Oct 20071 May 2008Elpida Memory, Inc.Stacked memory
US200803072526 Jun 200711 Dic 2008Gerald Keith BartleyMethod and Apparatus for Implementing Redundant Memory Access Using Multiple Controllers on the Same Bank of Memory
US2008030725315 Oct 200711 Dic 2008International Business Machines CorporationMethod and Apparatus for Implementing Redundant Memory Access Using Multiple Controllers on the Same Bank of Memory
US2009000688628 Jun 20071 Ene 2009International Business Machines CorporationSystem and method for error correction and detection in a memory system
US2009004936513 Ago 200719 Feb 2009International Business Machines CorporationSystem and method for providing error correction and detection in a memory system
US20090193315 *24 Ene 200830 Jul 2009Gower Kevin CSystem for a Combined Error Correction Code and Cyclic Redundancy Check Code for a Memory Channel
US200902379716 Feb 200924 Sep 2009Samsung Electronics Co., Ltd.Semiconductor memory devices with interface chips having memory chips stacked thereon
US20090276609 *30 Abr 20085 Nov 2009Moyer William CConfigurable pipeline based on error detection mode in a data processing system
US2010004288915 Ago 200818 Feb 2010Micron Technology, Inc.Memory system and method using a memory device die stacked with a logic die using data encoding, and system using the memory system
US2010021791523 Feb 200926 Ago 2010International Business Machines CorporationHigh availability memory system
US201002402059 Mar 201023 Sep 2010Samsung Electronics Co., Ltd.Methods of fabricating three-dimensional nonvolatile memory devices using expansions
US20100251036 *31 Mar 200930 Sep 2010Moyer William CImplementation of multiple error detection schemes for a cache
US2010029957631 Ene 200825 Nov 2010International Business Machines CorporationSystem to Improve Miscorrection Rates in Error Control Code Through Buffering and Associated Methods
US201003130675 Jun 20099 Dic 2010Micron Technology, Inc.Failure recovery memory devices and methods
US2011023173528 Ene 201122 Sep 2011Samsung Electronics Co., Ltd.Stacked semiconductor memory device and related error-correction method
US2012004220124 Oct 201116 Feb 2012Resnick David RFailure recovery memory devices and methods
Citada por
Patente citante Fecha de presentación Fecha de publicación Solicitante Título
US949523117 Mar 201615 Nov 2016International Business Machines CorporationReestablishing synchronization in a memory system
US953577815 Mar 20133 Ene 2017International Business Machines CorporationReestablishing synchronization in a memory system
US959464631 Ago 201614 Mar 2017International Business Machines CorporationReestablishing synchronization in a memory system
Clasificaciones
Clasificación internacionalG06F11/10, G06F11/07, G06F11/00
Clasificación cooperativaG06F11/1044, G06F11/073
Eventos legales
FechaCódigoEventoDescripción
30 May 2014ASAssignment
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RESNICK, DAVID R.;REEL/FRAME:032998/0266
Effective date: 20090602
12 May 2016ASAssignment
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN
Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001
Effective date: 20160426
2 Jun 2016ASAssignment
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001
Effective date: 20160426
8 Jun 2017ASAssignment
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN
Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001
Effective date: 20160426