US9293473B2 - Method for manufacturing a semiconductor on insulator structure having low electrical losses - Google Patents
Method for manufacturing a semiconductor on insulator structure having low electrical losses Download PDFInfo
- Publication number
- US9293473B2 US9293473B2 US14/612,772 US201514612772A US9293473B2 US 9293473 B2 US9293473 B2 US 9293473B2 US 201514612772 A US201514612772 A US 201514612772A US 9293473 B2 US9293473 B2 US 9293473B2
- Authority
- US
- United States
- Prior art keywords
- layer
- support substrate
- polycrystalline silicon
- resistivity
- decoupling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 26
- 239000012212 insulator Substances 0.000 title claims abstract description 9
- 238000000034 method Methods 0.000 title abstract description 32
- 238000004519 manufacturing process Methods 0.000 title abstract description 8
- 239000000758 substrate Substances 0.000 claims abstract description 82
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 61
- 239000000463 material Substances 0.000 claims abstract description 23
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 16
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 16
- 239000010703 silicon Substances 0.000 claims abstract description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 4
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 3
- 235000012239 silicon dioxide Nutrition 0.000 claims description 2
- 238000011282 treatment Methods 0.000 abstract description 23
- 230000006641 stabilisation Effects 0.000 abstract description 9
- 238000011105 stabilization Methods 0.000 abstract description 9
- 230000015572 biosynthetic process Effects 0.000 abstract description 2
- 229920005591 polysilicon Polymers 0.000 description 19
- 238000002513 implantation Methods 0.000 description 10
- 241000894007 species Species 0.000 description 10
- 238000000151 deposition Methods 0.000 description 9
- 238000007669 thermal treatment Methods 0.000 description 8
- 239000007789 gas Substances 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 238000001953 recrystallisation Methods 0.000 description 4
- 238000012360 testing method Methods 0.000 description 4
- 238000000137 annealing Methods 0.000 description 3
- 239000002244 precipitate Substances 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 2
- 239000001307 helium Substances 0.000 description 2
- 229910052734 helium Inorganic materials 0.000 description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 230000003416 augmentation Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 210000002257 embryonic structure Anatomy 0.000 description 1
- 238000005247 gettering Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 230000010070 molecular adhesion Effects 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 244000045947 parasite Species 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
Definitions
- the present invention relates to a manufacturing process for a structure of a semiconductor on insulator (SeOI) having reduced electrical losses. It also relates to such a structure.
- SiOI semiconductor on insulator
- a structure of this type generally comprises a support layer, typically made of silicon monocrystalline having high resistivity, an insulating oxide layer, and a thin layer of semiconductor material.
- the thin layer is designed to take up components, typically electronic components.
- part of the emitted waves can be absorbed by the support substrate, despite the presence of the insulating layer, resulting in electrical losses.
- resistivity of the support substrate to over 500 ⁇ cm, or even over a few thousand Ohms ⁇ cm, though this does not prove to be sufficient.
- a polycrystalline silicon layer is adapted in particular to ensure this function. Its structure is formed by a multitude of crystalline grains having defective boundaries (grain joint) forming traps, which makes the ensemble particularly low-conductive. This reduces leakage currents and losses in resistivity at the level of the support substrate.
- the technique to achieve the foregoing structure includes depositing a polycrystalline silicon layer on the support substrate, then applying the usual steps of the S MART C UT ® process.
- This type of method is described in particular in U.S. Patent Publication 2007/0032042.
- the present invention now provides a manufacturing process for a semiconductor on insulator type structure having reduced electrical losses, in which the polycrystalline silicon layer which is placed on the support substrate has the expected resistive character.
- the process is applied to a substrate successively comprising a support substrate made of silicon, an oxide layer and a thin layer of semiconductor material, and having a polycrystalline silicon layer interleaved between the support substrate and the oxide layer.
- the process includes oxidizing a donor substrate made of semiconductor material to form an oxide layer on a surface thereof; implanting ions in the donor substrate to form an embrittlement zone therein; bonding the donor and support substrates together with the oxide layer being located therebetween at a bonding interface, the substrate support having a high resistivity that is greater than 500 ⁇ cm, and a polycrystalline silicon layer on its upper face which is bonded the donor substrate; fracturing the donor substrate at the embrittlement zone to transfer to the support substrate a thin layer of semiconductor material from the donor substrate and form a an SeOI structure; and conducting at least one thermal stabilization of the SeOI structure, at a temperature not exceeding 950° C., and for a time of at least 10 minutes.
- the invention also relates to the structures that are provided by the method. These structures have an average resistivity that is greater than 10,000 Ohms ⁇ cm.
- FIGS. 1A to 1E represent the different steps of a process according to the invention
- FIG. 2 is a detailed view of part of the structure into which a decoupling layer is interleaved
- FIG. 3 is a variant of FIG. 2 in which an additional decoupling layer is formed on the polycrystalline silicon
- FIG. 4 is a sectional view of a structure according to the invention whereof the resistivity is proposed to be tested.
- FIGS. 5A and 5B are graphics, respectively, illustrating according to the prior art and according to the invention resistivity measured via a structure such as that of FIG. 4 , utilizing the “SRP” method.
- the present method is preferably applied to an SOI structure that successively comprises a support substrate made of silicon, an oxide layer and a thin layer of semiconductor material, a polycrystalline silicon layer being interleaved between the support substrate and the oxide layer.
- the process comprises the following steps:
- step e) comprises at least one long thermal step, carried out at a temperature not exceeding 950° C., for at least 10 minutes.
- the polycrystalline silicon is thus deposited after treatment capable of giving the support substrate high resistivity, such that high temperatures utilized during this treatment do not affect the polycrystalline character of the polycrystalline silicon layer.
- thermal budget used during thermal treatment of the final structure is not sufficient to modify this polycrystalline character.
- the resistivity of the support substrate is greater than 1,000 ⁇ cm, preferably greater than 2,000 ⁇ cm, still more preferably greater than 3,000 ⁇ cm;
- the long thermal step is carried out for several hours
- thermal treatment capable of conferring high resistivity to the support substrate comprises at least one step brought to a temperature of between 500° C. and 1,200° C., for 30 minutes to 20 hours;
- thermal treatment capable of conferring high resistivity to the support substrate is an annealing treatment in three steps, the second step being brought to a temperature less than that of the other two steps;
- the three steps are carried out respectively at a temperature of between 1,000° C. and 1,200° C. for 1 to 10 hours, 600° C. to 900° C. for 1 to 10 hours, and 900° C. to 1,200° C. for 1 to 48 hours;
- the stabilization comprises at least one thermal stabilization treatment and one thermal thinning treatment of the thin layer;
- step c) prior to depositing of the polycrystalline silicon layer, a semiconductive decoupling layer of crystalline network, that is, having a mesh parameter different to that of monocrystalline silicon is deposited onto the receiver substrate;
- the decoupling layer contains polycrystalline silicon
- the decoupling layer also contains silicon-based and another atomic species-based semiconductor material
- the silicon-based conductive material is SiC or SiGe
- depositing of the decoupling layer and of the polycrystalline silicon layer is carried out continuously, that is, in the first instance, by simultaneous feed from two gas sources, respectively polycrystalline silicon and the other atomic species, then by feed only from the polycrystalline silicon source;
- a new decoupling layer is also deposited onto the polycrystalline silicon layer
- At least one stack constituted by a polycrystalline silicon layer and a decoupling layer are then deposited onto the new decoupling layer;
- the invention also relates to a structure of semiconductor on insulator type, with reduced electrical losses, which successively comprises a support substrate made of silicon, an oxide layer and a thin layer of semiconductor material, a polycrystalline silicon layer being interleaved between the support substrate and the oxide layer and is remarkable in that the polycrystalline silicon layer has a resistivity greater than 5,000 Ohms ⁇ cm.
- it has an average resistivity greater than 10,000 Ohms ⁇ cm, or even greater than 50,000 Ohms ⁇ cm.
- the process according to the invention is of the S MART C UT ® type.
- FIG. 1A accordingly illustrates a donor substrate 1 in silicon (Si), preferably monocrystalline, covered by a layer 10 of silicon dioxide (SiO 2 ). This corresponds to FIG. 1B .
- This oxide layer can result from thermal oxidation of the donor substrate 1 or has been formed by conventionally depositing by chemical depositing techniques in a vapor phase well known to the person skilled in the art under the acronyms CVD and LPCVD (for “Chemical Vapor Deposition” and “Low Pressure Chemical Vapor Deposition”).
- the donor substrate 1 is subjected to implantation of atomic or ionic species via an oxide layer.
- “Implantation of atomic or ionic species” is understood as any bombardment of these species capable of introducing them to the donor substrate 1 with maximal concentration to a predetermined depth of the substrate 1 relative to the bombarded surface, with a view to creating an embrittlement zone 13 .
- This type of implantation is done according to the process known by the name S MART C UT ®).
- the embrittlement zone 13 delimits a thin layer 11 from the rest 12 of the donor substrate 1 .
- the implantation of atomic or ionic species can be a simple implantation, that is, implantation of a single atomic species such as, for example, implantation of hydrogen, helium or a noble gas.
- Implantation can also be co-implantation of atomic or ionic species, such as helium and hydrogen.
- a receiver substrate 2 is illustrated in FIG. 1D , and is a solid substrate made of silicon.
- a characteristic of this support substrate 2 is having undergone thermal treatment capable of giving it an other resistivity, that is, a resistivity greater than 500 ⁇ cm, or even greater than 1,000, preferably still greater than 2,000, or even still more preferably greater than 3,000 ⁇ cm.
- This treatment may have been carried out since fabrication of the substrate 2 or later on, within the scope of the present process.
- This thermal treatment capable of giving the support substrate 2 high resistivity is a thermal treatment, for example, comprising at least one step brought to a temperature of between 500° C. and 1,200° C. for 30 minutes to 20 hours.
- this treatment comprises an annealing treatment in three steps, the second step being brought to a temperature less than that of the other two steps.
- these three steps are carried out respectively at a temperature of between 1,000° C. and 1,200° C. for 1 to 10 hours, 600° C. to 900° C. for 1 to 10 hours and 900° C. to 1,200° C. for 1 to 48 hours.
- the function of the first step of this advantageous and optional treatment is to remove oxygen from a superficial zone of the substrate, by a phenomenon known as “exodiffusion” to produce a denuded zone, that is, a zone without oxygen precipitates. This is therefore a zone having fewer defects than at the outset, an advantage for subsequent depositing of polysilicon.
- the aim of the second step of this process is to enable nucleation, that is, the creation of “embryos” of interstitial oxygen precipitates.
- the function of the third step of this process is to enable growth of precipitates created in the preceding step, that is, to constitute oxide clusters. This translates via an increase in resistivity of the material.
- this augmentation treatment of the resistivity of the substrate 2 is carried out prior to depositing, on the substrate 2 , of a polycrystalline silicon layer 20 .
- the donor substrate 1 After the donor substrate 1 is reversed, it is then put in contact with the layer 20 of the support substrate 2 , such that the oxide layer 10 regains contact with the polysilicon layer 20 .
- Adhesion between the two substrates 1 , 2 is completed in a preferred, but non-obligatory manner, by molecular adhesion.
- Disbonding annealing is carried out, followed by detachment from the rest 12 of the donor substrate 1 , at the level of the embrittlement zone 13 , so as to transfer the layer 11 to the support substrate 2 , more precisely on the polysilicon layer 20 .
- this stabilization comprises a long thermal step, carried out at a temperature not exceeding 950° C. for at least 10 minutes, and optionally a brief treatment carried out for less than 10 minutes at a temperature greater than 1,000° C.
- the long thermal step is preferably carried out for several hours, whereas the brief treatment is carried out for one to two minutes at a temperature of the order of 1,200° C.
- finishing steps comprise at least one of the following treatments:
- thermal stabilization treatment before polishing, consuming the zone of the donor substrate damaged by separation at the level of the interface 13 ;
- CMP mechanical and chemical polishing treatment
- thermal budgets carried out are inadequate for recrystallized polysilicon, which loses its beneficial effects.
- the polycrystalline silicon layer 20 is formed on a layer 21 known as “network crystalline decoupling,” that is, a layer having a concentration gradient with a mesh parameter different to that of silicon formed by the support substrate 2 .
- This difference in mesh parameter is, for example, greater than 5%.
- This decoupling layer advantageously contains polycrystalline silicon, but, in no case pure monocrystalline silicon.
- it also contains a silicon-based and another atomic species-based semiconductor material.
- this gradient layer between the support substrate 2 and the polysilicon layer is that it prevents the polysilicon from recrystallizing from the layer 11 .
- the decoupling layer 21 as well as the polysilicon layer 20 are preferably manufactured in the same depositing step, continuously, meaning that the decoupling layer 21 is first formed by injecting a first gas to constitute polysilicon and a second gas to constitute the other atomic species; then, once the preferred thickness is attained, the arrival of the second gas is cut off by continued injecting of the gas to form the polysilicon layer 20 .
- a new decoupling polysilicon layer can also be constituted, which prevents the decoupling polysilicon layer from recrystallizing from the thin layer of semiconductor material 11 ( FIG. 1C ).
- a stack comprising decoupling layer 21 /polysilicon layer 20 /decoupling layer 21 /polysilicon layer 20 , etc., can be formed.
- the total thickness of the polysilicon layer 20 and of the decoupling layer 21 or decoupling layers is between 3,000 and 10,000 ⁇ , with a ratio 10 between the thickness of the polysilicon layer 20 and the decoupling layer 21 .
- FIG. 4 proposes testing the resistivity of a structure obtained according to the invention.
- This characterization is done by means of the well-known method called “4PP” (for “four points probe”), specifically by using 4 electrodes passing through the entire structure.
- parasite signals can be generated by the electrical signals that pass through them at different frequencies. These are known as harmonic waves.
- depositing a gradient layer between the support substrate and the polycrystalline silicon can also be carried out within the scope of manufacturing a structure of SOI type, other than by the S MART C UT ® technique.
Abstract
A manufacturing process for a semiconductor-on-insulator structure having reduced electrical losses and which includes a support substrate made of silicon, an oxide layer and a thin layer of semiconductor material, and a polycrystalline silicon layer interleaved between the support substrate and the oxide layer. The process includes a treatment capable of conferring high resistivity to the support substrate prior to formation of the polycrystalline silicon layer, and then conducting at least one long thermal stabilization on the structure at a temperature not exceeding 950° C. for at least 10 minutes.
Description
This application is a divisional of U.S. patent application Ser. No. 14/049,263, filed Oct. 9, 2013, now U.S. Pat. No. 8,962,450, issued Feb. 24, 2015, which is a continuation of U.S. application Ser. No. 13/487,066 filed Jun. 1, 2012, now U.S. Pat. No. 8,658,514, issued Feb. 25, 2014, which is a continuation of International Application No. PCT/EP2010/068883 filed Dec. 3, 2010, which claims priority of French Application No. 0958658 filed Dec. 4, 2009, the entire content of each of which is expressly incorporated herein by reference thereto.
The present invention relates to a manufacturing process for a structure of a semiconductor on insulator (SeOI) having reduced electrical losses. It also relates to such a structure.
The invention focuses on the general context of manufacturing a structure of semiconductor on insulator type (SOI) by the SMART CUT ® process. This process is described in detail, for example, in U.S. Pat. No. 5,374,564. A structure of this type generally comprises a support layer, typically made of silicon monocrystalline having high resistivity, an insulating oxide layer, and a thin layer of semiconductor material. The thin layer is designed to take up components, typically electronic components.
In particular, in applications in which use is made of radio-frequencies, for example, in the field of radiophony, part of the emitted waves can be absorbed by the support substrate, despite the presence of the insulating layer, resulting in electrical losses. To combat this difficulty, it has been proposed to boost resistivity of the support substrate to over 500 Ω·cm, or even over a few thousand Ohms·cm, though this does not prove to be sufficient. It was then proposed to deposit on the upper face of the support substrate (that is, the one receiving the insulating layer and the thin layer), a layer of material whereof the density of charge-carrier traps is high. A polycrystalline silicon layer is adapted in particular to ensure this function. Its structure is formed by a multitude of crystalline grains having defective boundaries (grain joint) forming traps, which makes the ensemble particularly low-conductive. This reduces leakage currents and losses in resistivity at the level of the support substrate.
The technique to achieve the foregoing structure includes depositing a polycrystalline silicon layer on the support substrate, then applying the usual steps of the SMART CUT ® process. This type of method is described in particular in U.S. Patent Publication 2007/0032042. When conducting tests on resulting structures which would exhibit high resistivity according to the teachings of that application, however, it was found that the technique in question did not reduce electrical losses satisfactorily. Thus, there remains a need for different solutions to this problem, and these are now provided by the present invention.
The present invention now provides a manufacturing process for a semiconductor on insulator type structure having reduced electrical losses, in which the polycrystalline silicon layer which is placed on the support substrate has the expected resistive character.
The process is applied to a substrate successively comprising a support substrate made of silicon, an oxide layer and a thin layer of semiconductor material, and having a polycrystalline silicon layer interleaved between the support substrate and the oxide layer. The process includes oxidizing a donor substrate made of semiconductor material to form an oxide layer on a surface thereof; implanting ions in the donor substrate to form an embrittlement zone therein; bonding the donor and support substrates together with the oxide layer being located therebetween at a bonding interface, the substrate support having a high resistivity that is greater than 500 Ω·cm, and a polycrystalline silicon layer on its upper face which is bonded the donor substrate; fracturing the donor substrate at the embrittlement zone to transfer to the support substrate a thin layer of semiconductor material from the donor substrate and form a an SeOI structure; and conducting at least one thermal stabilization of the SeOI structure, at a temperature not exceeding 950° C., and for a time of at least 10 minutes.
The invention also relates to the structures that are provided by the method. These structures have an average resistivity that is greater than 10,000 Ohms·cm.
Other characteristics and advantages of the present invention will emerge from the following description of certain preferred embodiments. This description will be given in reference to the attached diagrams, in which:
The present method is preferably applied to an SOI structure that successively comprises a support substrate made of silicon, an oxide layer and a thin layer of semiconductor material, a polycrystalline silicon layer being interleaved between the support substrate and the oxide layer. The process comprises the following steps:
a) oxidation of a donor substrate made of semiconductor material to form an oxide layer at the surface;
b) implantation of ions in the donor substrate to form an embrittlement zone therein;
c) adhesion of the donor substrate to the support substrate, the oxide layer being located at the adhesion interface, the support substrate having undergone thermal treatment capable of giving it high resistivity, that is, a resistivity greater than 500 Ω·cm, its upper face which receives the donor substrate being coated by the polycrystalline silicon layer;
d) fracture of the donor substrate according to the embrittlement zone to transfer to the support substrate a thin layer of semiconductor material;
e) conducting of at least one stabilization process of the resulting structure.
This process is remarkable in that the treatment capable of conferring high resistivity to the support substrate is carried out prior to formation of the polycrystalline silicon layer, and in that step e) comprises at least one long thermal step, carried out at a temperature not exceeding 950° C., for at least 10 minutes.
The polycrystalline silicon is thus deposited after treatment capable of giving the support substrate high resistivity, such that high temperatures utilized during this treatment do not affect the polycrystalline character of the polycrystalline silicon layer.
Similarly, thermal budget used during thermal treatment of the final structure is not sufficient to modify this polycrystalline character.
According to other advantageous and non-limiting characteristics:
the resistivity of the support substrate is greater than 1,000 Ω·cm, preferably greater than 2,000 Ω·cm, still more preferably greater than 3,000 Ω·cm;
the long thermal step is carried out for several hours;
it comprises brief treatment conducted for less than 10 minutes, at a temperature greater than 1,000° C., advantageously for one to two minutes, at a temperature of the order of 1,200° C.;
thermal treatment capable of conferring high resistivity to the support substrate comprises at least one step brought to a temperature of between 500° C. and 1,200° C., for 30 minutes to 20 hours;
thermal treatment capable of conferring high resistivity to the support substrate is an annealing treatment in three steps, the second step being brought to a temperature less than that of the other two steps;
the three steps are carried out respectively at a temperature of between 1,000° C. and 1,200° C. for 1 to 10 hours, 600° C. to 900° C. for 1 to 10 hours, and 900° C. to 1,200° C. for 1 to 48 hours;
in step e), the stabilization comprises at least one thermal stabilization treatment and one thermal thinning treatment of the thin layer;
in step c), prior to depositing of the polycrystalline silicon layer, a semiconductive decoupling layer of crystalline network, that is, having a mesh parameter different to that of monocrystalline silicon is deposited onto the receiver substrate;
the decoupling layer contains polycrystalline silicon;
the decoupling layer also contains silicon-based and another atomic species-based semiconductor material;
the silicon-based conductive material is SiC or SiGe;
depositing of the decoupling layer and of the polycrystalline silicon layer is carried out continuously, that is, in the first instance, by simultaneous feed from two gas sources, respectively polycrystalline silicon and the other atomic species, then by feed only from the polycrystalline silicon source;
a new decoupling layer is also deposited onto the polycrystalline silicon layer;
at least one stack constituted by a polycrystalline silicon layer and a decoupling layer are then deposited onto the new decoupling layer;
The invention also relates to a structure of semiconductor on insulator type, with reduced electrical losses, which successively comprises a support substrate made of silicon, an oxide layer and a thin layer of semiconductor material, a polycrystalline silicon layer being interleaved between the support substrate and the oxide layer and is remarkable in that the polycrystalline silicon layer has a resistivity greater than 5,000 Ohms·cm.
Preferably, it has an average resistivity greater than 10,000 Ohms·cm, or even greater than 50,000 Ohms·cm.
As pointed out earlier, the process according to the invention is of the SMART CUT ® type.
This oxide layer can result from thermal oxidation of the donor substrate 1 or has been formed by conventionally depositing by chemical depositing techniques in a vapor phase well known to the person skilled in the art under the acronyms CVD and LPCVD (for “Chemical Vapor Deposition” and “Low Pressure Chemical Vapor Deposition”).
With reference to FIG. 1C , the donor substrate 1 is subjected to implantation of atomic or ionic species via an oxide layer.
“Implantation of atomic or ionic species” is understood as any bombardment of these species capable of introducing them to the donor substrate 1 with maximal concentration to a predetermined depth of the substrate 1 relative to the bombarded surface, with a view to creating an embrittlement zone 13. This type of implantation is done according to the process known by the name SMART CUT ®).
The embrittlement zone 13 delimits a thin layer 11 from the rest 12 of the donor substrate 1.
The implantation of atomic or ionic species can be a simple implantation, that is, implantation of a single atomic species such as, for example, implantation of hydrogen, helium or a noble gas.
Implantation can also be co-implantation of atomic or ionic species, such as helium and hydrogen.
A receiver substrate 2 is illustrated in FIG. 1D , and is a solid substrate made of silicon.
A characteristic of this support substrate 2 is having undergone thermal treatment capable of giving it an other resistivity, that is, a resistivity greater than 500 Ω·cm, or even greater than 1,000, preferably still greater than 2,000, or even still more preferably greater than 3,000 Ω·cm.
This treatment may have been carried out since fabrication of the substrate 2 or later on, within the scope of the present process.
This thermal treatment capable of giving the support substrate 2 high resistivity is a thermal treatment, for example, comprising at least one step brought to a temperature of between 500° C. and 1,200° C. for 30 minutes to 20 hours.
In another embodiment, this treatment comprises an annealing treatment in three steps, the second step being brought to a temperature less than that of the other two steps.
Advantageously, these three steps are carried out respectively at a temperature of between 1,000° C. and 1,200° C. for 1 to 10 hours, 600° C. to 900° C. for 1 to 10 hours and 900° C. to 1,200° C. for 1 to 48 hours.
The function of the first step of this advantageous and optional treatment, also known as “high-low-high treatment,” is to remove oxygen from a superficial zone of the substrate, by a phenomenon known as “exodiffusion” to produce a denuded zone, that is, a zone without oxygen precipitates. This is therefore a zone having fewer defects than at the outset, an advantage for subsequent depositing of polysilicon.
The aim of the second step of this process is to enable nucleation, that is, the creation of “embryos” of interstitial oxygen precipitates.
Finally, the function of the third step of this process is to enable growth of precipitates created in the preceding step, that is, to constitute oxide clusters. This translates via an increase in resistivity of the material.
In any case, this augmentation treatment of the resistivity of the substrate 2 is carried out prior to depositing, on the substrate 2, of a polycrystalline silicon layer 20.
Proceeding with this effectively retains the polycrystalline structure of the layer 20.
After the donor substrate 1 is reversed, it is then put in contact with the layer 20 of the support substrate 2, such that the oxide layer 10 regains contact with the polysilicon layer 20.
Adhesion between the two substrates 1, 2 is completed in a preferred, but non-obligatory manner, by molecular adhesion.
Disbonding annealing is carried out, followed by detachment from the rest 12 of the donor substrate 1, at the level of the embrittlement zone 13, so as to transfer the layer 11 to the support substrate 2, more precisely on the polysilicon layer 20.
This produces a substrate 3 of semiconductor on insulator type which is in semi-finished state.
Stabilization of the resulting structure 3 is then carried out.
In keeping with the invention, this stabilization comprises a long thermal step, carried out at a temperature not exceeding 950° C. for at least 10 minutes, and optionally a brief treatment carried out for less than 10 minutes at a temperature greater than 1,000° C.
The long thermal step is preferably carried out for several hours, whereas the brief treatment is carried out for one to two minutes at a temperature of the order of 1,200° C.
More precisely, these finishing steps comprise at least one of the following treatments:
a) thermal stabilization treatment before polishing, consuming the zone of the donor substrate damaged by separation at the level of the interface 13;
b) mechanical and chemical polishing treatment (CMP) for consuming the material of the layer 11 to arrive at the preferred thickness;
c) final thermal thinning treatment to attain the final preferred thickness.
In respecting the temperature and duration conditions indicated earlier, thermal budgets carried out are inadequate for recrystallized polysilicon, which loses its beneficial effects.
But, limiting the duration and/or temperature of the treatments during stabilization of the structure 3 causes embrittlement of the interface created such that it is highly useful to carry out intermediate treatments for reinforcing cohesion of the structure 3. A particular treatment is carried out prior to adhesion using plasma.
In accordance with a preferred embodiment of the process according to the invention, the polycrystalline silicon layer 20 is formed on a layer 21 known as “network crystalline decoupling,” that is, a layer having a concentration gradient with a mesh parameter different to that of silicon formed by the support substrate 2.
This difference in mesh parameter is, for example, greater than 5%.
This decoupling layer advantageously contains polycrystalline silicon, but, in no case pure monocrystalline silicon.
According to a preferred embodiment, it also contains a silicon-based and another atomic species-based semiconductor material.
This can be SiC or SiGe, for example.
The advantage of this gradient layer between the support substrate 2 and the polysilicon layer is that it prevents the polysilicon from recrystallizing from the layer 11.
This gradient layer opposes recrystallization of polysilicon. Via its cavities and grain joints, the polysilicon layer:
traps the contaminants generating a drop in resistivity (B, P, Ca, Na, etc.);
forms a barrier to electrical charges contained under the oxide layer 10;
prevents diffusion of interstitial oxygen contained in the oxide layer 10 (diffusion causing poor trapping, such as a “gettering” effect).
The decoupling layer 21 as well as the polysilicon layer 20 are preferably manufactured in the same depositing step, continuously, meaning that the decoupling layer 21 is first formed by injecting a first gas to constitute polysilicon and a second gas to constitute the other atomic species; then, once the preferred thickness is attained, the arrival of the second gas is cut off by continued injecting of the gas to form the polysilicon layer 20.
As shown in FIG. 3 , a new decoupling polysilicon layer can also be constituted, which prevents the decoupling polysilicon layer from recrystallizing from the thin layer of semiconductor material 11 (FIG. 1C ).
Optionally, a stack comprising decoupling layer 21/polysilicon layer 20/decoupling layer 21/polysilicon layer 20, etc., can be formed.
Advantageously, the total thickness of the polysilicon layer 20 and of the decoupling layer 21 or decoupling layers is between 3,000 and 10,000 Å, with a ratio 10 between the thickness of the polysilicon layer 20 and the decoupling layer 21.
This characterization is done by means of the well-known method called “4PP” (for “four points probe”), specifically by using 4 electrodes passing through the entire structure.
A second method known as “SRP,” also well known, traces the evolution of resistivity as a function of the depth, by means of a mitre, as shown by the abovementioned FIG. 3 .
Irrespective of the method used, it is evident that the structure treated according to the process and, according to the invention, retains high resistivity, compared to the same structure, which would not have undergone the process according to the invention.
Using the method known as “4PP” and by conducting comparative tests, average resistivity rises from 4 to 5,000 Ω·cm to over 70,000 Ω·cm.
Furthermore, and as shown in FIGS. 5A and 5B , the method known as “SRP” tested on a structure according to the prior art cited at the outset of the description (FIG. 5A ), comparatively to the invention (FIG. 5B ), shows that, according to the invention, the polysilicon layer has very high resistivity, contrary to the structure according to the prior art.
This is due to the fact that the polysilicon has retained its polycrystalline structure.
Finally, tests were conducted by “injecting” an electrical signal in a component.
The power of harmonics as a function of the principal signal is then measured.
When components used in the field of radio-frequencies are operating, parasite signals can be generated by the electrical signals that pass through them at different frequencies. These are known as harmonic waves.
In the case of a glass substrate, almost no harmonic is generated, and the more the substrate on which the electronic component is made high-performing, the less is the power of the harmonics.
In the case of a support substrate 2 made of high-resistivity silicon, without the presence of a polycrystalline silicon layer under the “BOX” Buried OXide Layer, the harmonics are high.
With the presence of such a layer, though without modifying thermal treatments, electrical performance is improved, but thermal budget causes partial recrystallization or even total recrystallization of the poly-Si and eliminates significant electrical traps.
Finally, the presence of polycrystalline silicon under the BOX considerably improves electrical performance, since the manufacturing process is applied according to the invention and/or a decoupling layer is introduced, which prevents recrystallization of the silicon.
It is evident, finally, that depositing a gradient layer between the support substrate and the polycrystalline silicon can also be carried out within the scope of manufacturing a structure of SOI type, other than by the SMART CUT ® technique.
Claims (19)
1. A semiconductor-on-insulator (SeOI) structure comprising a support substrate made of silicon, an oxide layer, and a thin layer of semiconductor material, wherein:
a polycrystalline silicon layer is interleaved between the support substrate and the oxide layer, the polycrystalline silicon layer having a resistivity that is greater than 5,000 Ω·cm; and
a semiconductive decoupling layer is disposed on the support substrate and between the support substrate and the polycrystalline silicon layer, the semiconductor decoupling layer having a mesh parameter different form a mesh parameter of the support substrate.
2. The SeOI structure of claim 1 , wherein the polycrystalline silicon layer has an average resistivity that is greater than 10,000 Ohms·cm.
3. The SeOI structure of claim 2 , wherein the polycrystalline silicon layer has an average resistivity that is greater than 50,000 Ohms·cm.
4. The SeOI structure of claim 1 , wherein the resistivity of the support substrate is greater than 1,000 Ω·cm.
5. The SeOI structure of claim 1 , wherein the resistivity of the support substrate is greater than 2,000 Ω·cm.
6. The SeOI structure of claim 1 , wherein the resistivity of the support substrate is greater than 3,000 Ω·cm.
7. The SeOI structure of claim 1 , wherein the support substrate comprises monocrystalline silicon.
8. The SeOI structure of claim 1 , wherein the decoupling layer comprises polycrystalline silicon.
9. The SeOI structure of claim 8 , wherein the semiconductive decoupling layer also contains another atomic species-based semiconductor material.
10. The SeOI structure of claim 1 , wherein the semiconductive decoupling layer is SiC or SiGe.
11. The SeOI structure of claim 1 , further comprising another decoupling layer between the polycrystalline silicon layer and the thin layer of semiconductor material.
12. The SeOI structure of claim 11 , further comprising at least one layer stack constituting at least one additional polycrystalline silicon layer and at least one additional decoupling layer between the another decoupling layer and the thin layer of semiconductor material.
13. The SeOI structure of claim 1 , wherein the support substrate has a resistivity that is greater than 1,000 Ω·cm and the polycrystalline silicon layer has a resistivity that is greater than 10,000 Ohm s·cm.
14. The SeOI structure of claim 1 , wherein the semiconductive decoupling layer contains polycrystalline silicon and another atomic species-based semiconductor material.
15. The SeOI structure of claim 1 , wherein the oxide layer comprises silicon dioxide.
16. The SeOI structure of claim 1 , wherein the mesh parameter of the semiconductive decoupling layer differs from the mesh parameter of the support substrate by greater than 5%.
17. A semiconductor-on-insulator (SeOI) structure comprising a monocrystalline silicon support substrate, an oxide layer, and a thin layer of semiconductor material, wherein:
a decoupling layer is disposed on a surface of the support substrate, the decoupling layer comprising a polycrystalline material including silicon and having a mesh parameter different from a mesh parameter of the support substrate;
a polycrystalline silicon layer is disposed on the decoupling layer on a side thereof opposite the support substrate, the polycrystalline silicon layer having a resistivity that is greater than 5,000 Ohms·cm;
the oxide layer is disposed over the polycrystalline silicon layer on a side thereof opposite the support substrate; and
the thin layer of semiconductor material is disposed over the oxide layer on a side thereof opposite the support substrate.
18. The SeOI structure of claim 17 , wherein the decoupling layer includes another atomic species-based species in addition to silicon.
19. The SeOI structure of claim 18 , wherein the decoupling layer comprises SiC or SiGe.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/612,772 US9293473B2 (en) | 2009-12-04 | 2015-02-03 | Method for manufacturing a semiconductor on insulator structure having low electrical losses |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0958658 | 2009-12-04 | ||
FR0958658A FR2953640B1 (en) | 2009-12-04 | 2009-12-04 | METHOD FOR MANUFACTURING A SEMICONDUCTOR TYPE STRUCTURE ON INSULATION, WITH REDUCED ELECTRICAL LOSSES AND CORRESPONDING STRUCTURE |
PCT/EP2010/068883 WO2011067394A1 (en) | 2009-12-04 | 2010-12-03 | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure |
US13/487,066 US8658514B2 (en) | 2009-12-04 | 2012-06-01 | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure |
US14/049,263 US8962450B2 (en) | 2009-12-04 | 2013-10-09 | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses |
US14/612,772 US9293473B2 (en) | 2009-12-04 | 2015-02-03 | Method for manufacturing a semiconductor on insulator structure having low electrical losses |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/049,263 Division US8962450B2 (en) | 2009-12-04 | 2013-10-09 | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150171110A1 US20150171110A1 (en) | 2015-06-18 |
US9293473B2 true US9293473B2 (en) | 2016-03-22 |
Family
ID=41647238
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/487,066 Active 2030-12-19 US8658514B2 (en) | 2009-12-04 | 2012-06-01 | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure |
US14/049,263 Active US8962450B2 (en) | 2009-12-04 | 2013-10-09 | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses |
US14/612,772 Active US9293473B2 (en) | 2009-12-04 | 2015-02-03 | Method for manufacturing a semiconductor on insulator structure having low electrical losses |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/487,066 Active 2030-12-19 US8658514B2 (en) | 2009-12-04 | 2012-06-01 | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure |
US14/049,263 Active US8962450B2 (en) | 2009-12-04 | 2013-10-09 | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses |
Country Status (9)
Country | Link |
---|---|
US (3) | US8658514B2 (en) |
EP (1) | EP2507827A1 (en) |
JP (1) | JP2013513234A (en) |
KR (1) | KR101379409B1 (en) |
CN (1) | CN102640278B (en) |
FR (1) | FR2953640B1 (en) |
SG (1) | SG181093A1 (en) |
TW (1) | TWI544550B (en) |
WO (1) | WO2011067394A1 (en) |
Families Citing this family (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2953640B1 (en) | 2009-12-04 | 2012-02-10 | S O I Tec Silicon On Insulator Tech | METHOD FOR MANUFACTURING A SEMICONDUCTOR TYPE STRUCTURE ON INSULATION, WITH REDUCED ELECTRICAL LOSSES AND CORRESPONDING STRUCTURE |
FR2973159B1 (en) * | 2011-03-22 | 2013-04-19 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING BASE SUBSTRATE |
US8853054B2 (en) * | 2012-03-06 | 2014-10-07 | Sunedison Semiconductor Limited | Method of manufacturing silicon-on-insulator wafers |
FR2999801B1 (en) | 2012-12-14 | 2014-12-26 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING A STRUCTURE |
US9147803B2 (en) | 2013-01-02 | 2015-09-29 | Micron Technology, Inc. | Engineered substrates having epitaxial formation structures with enhanced shear strength and associated systems and methods |
US8951896B2 (en) | 2013-06-28 | 2015-02-10 | International Business Machines Corporation | High linearity SOI wafer for low-distortion circuit applications |
CN103390593B (en) * | 2013-08-05 | 2015-09-23 | 苏州远创达科技有限公司 | A kind of Semiconductor substrate and manufacture method thereof |
JP6070487B2 (en) * | 2013-09-04 | 2017-02-01 | 信越半導体株式会社 | SOI wafer manufacturing method, SOI wafer, and semiconductor device |
JP5942948B2 (en) * | 2013-09-17 | 2016-06-29 | 信越半導体株式会社 | Manufacturing method of SOI wafer and bonded SOI wafer |
FI130149B (en) * | 2013-11-26 | 2023-03-15 | Okmetic Oyj | High-resistive silicon substrate with a reduced radio frequency loss for a radio-frequency integrated passive device |
KR102360695B1 (en) * | 2014-01-23 | 2022-02-08 | 글로벌웨이퍼스 씨오., 엘티디. | High resistivity soi wafers and a method of manufacturing thereof |
FR3019373A1 (en) | 2014-03-31 | 2015-10-02 | St Microelectronics Sa | METHOD FOR MANUFACTURING SEMICONDUCTOR PLATE ADAPTED FOR MANUFACTURING SOI SUBSTRATE AND SUBSTRATE PLATE THUS OBTAINED |
JP6118757B2 (en) * | 2014-04-24 | 2017-04-19 | 信越半導体株式会社 | Manufacturing method of bonded SOI wafer |
JP6100200B2 (en) * | 2014-04-24 | 2017-03-22 | 信越半導体株式会社 | Manufacturing method of bonded SOI wafer |
US9853133B2 (en) * | 2014-09-04 | 2017-12-26 | Sunedison Semiconductor Limited (Uen201334164H) | Method of manufacturing high resistivity silicon-on-insulator substrate |
FR3027451B1 (en) * | 2014-10-21 | 2016-11-04 | Soitec Silicon On Insulator | SUBSTRATE AND METHOD FOR MANUFACTURING SUBSTRATE |
WO2016081356A1 (en) * | 2014-11-18 | 2016-05-26 | Sunedison Semiconductor Limited | High resistivity semiconductor-on-insulator wafer and a method of manufacturing |
CN104485309B (en) * | 2014-12-25 | 2017-06-27 | 上海华虹宏力半导体制造有限公司 | The preparation method of soi structure |
JP6179530B2 (en) * | 2015-01-23 | 2017-08-16 | 信越半導体株式会社 | Manufacturing method of bonded SOI wafer |
JP2016143820A (en) * | 2015-02-04 | 2016-08-08 | 信越半導体株式会社 | Semiconductor bonding wafer and method of manufacturing the same |
FR3037438B1 (en) * | 2015-06-09 | 2017-06-16 | Soitec Silicon On Insulator | METHOD OF MANUFACTURING A SEMICONDUCTOR ELEMENT COMPRISING A LOAD TRAPPING LAYER |
JP6353814B2 (en) * | 2015-06-09 | 2018-07-04 | 信越半導体株式会社 | Manufacturing method of bonded SOI wafer |
CN105140107B (en) * | 2015-08-25 | 2019-03-29 | 上海新傲科技股份有限公司 | Preparation method with charge trap and insulating buried layer substrate |
EP3144958B1 (en) * | 2015-09-17 | 2021-03-17 | Soitec | Structure for radiofrequency applications and process for manufacturing such a structure |
FR3048306B1 (en) * | 2016-02-26 | 2018-03-16 | Soitec | SUPPORT FOR A SEMICONDUCTOR STRUCTURE |
FR3049763B1 (en) | 2016-03-31 | 2018-03-16 | Soitec | SEMICONDUCTOR SUBSTRATE ON INSULATION FOR RF APPLICATIONS |
FR3051968B1 (en) | 2016-05-25 | 2018-06-01 | Soitec | METHOD FOR MANUFACTURING HIGH RESISTIVITY SEMICONDUCTOR SUBSTRATE |
JP6443394B2 (en) | 2016-06-06 | 2018-12-26 | 信越半導体株式会社 | Manufacturing method of bonded SOI wafer |
JP6498635B2 (en) * | 2016-06-23 | 2019-04-10 | 信越半導体株式会社 | Manufacturing method of bonded SOI wafer |
FR3058561B1 (en) | 2016-11-04 | 2018-11-02 | Soitec | PROCESS FOR PRODUCING A SEMICONDUCTOR ELEMENT COMPRISING A HIGHLY RESISTIVE SUBSTRATE |
FR3062238A1 (en) | 2017-01-26 | 2018-07-27 | Soitec | SUPPORT FOR A SEMICONDUCTOR STRUCTURE |
FR3064820B1 (en) | 2017-03-31 | 2019-11-29 | Soitec | METHOD FOR ADJUSTING THE STRAIN CONDITION OF A PIEZOELECTRIC FILM |
JP6919579B2 (en) * | 2018-01-17 | 2021-08-18 | 株式会社Sumco | Laminated wafer manufacturing method, bonded wafer |
EP3818561A1 (en) | 2018-07-05 | 2021-05-12 | Soitec | Substrate for an integrated radiofrequency device, and process for manufacturing same |
FR3091620B1 (en) * | 2019-01-07 | 2021-01-29 | Commissariat Energie Atomique | Layer transfer method with localized reduction of an ability to initiate a fracture |
FR3094573B1 (en) | 2019-03-29 | 2021-08-13 | Soitec Silicon On Insulator | PROCESS FOR PREPARING A THIN LAYER OF FERROELECTRIC MATERIAL |
FR3098642B1 (en) | 2019-07-12 | 2021-06-11 | Soitec Silicon On Insulator | method of manufacturing a structure comprising a thin layer transferred to a support provided with a charge trapping layer |
FR3113184B1 (en) | 2020-07-28 | 2022-09-16 | Soitec Silicon On Insulator | METHOD FOR PREPARING A SUPPORT SUBSTRATE, AND METHOD FOR TRANSFERRING A THIN LAYER ONTO THIS SUPPORT SUBSTRATE |
WO2022023630A1 (en) | 2020-07-28 | 2022-02-03 | Soitec | Method for transferring a thin layer onto a support substrate provided with a charge trapping layer |
FR3121548B1 (en) | 2021-03-30 | 2024-02-16 | Soitec Silicon On Insulator | METHOD FOR PREPARING AN ADVANCED SUBSTRATE, PARTICULARLY FOR PHOTONIC APPLICATIONS |
FR3114910A1 (en) * | 2020-10-06 | 2022-04-08 | Soitec | Process for manufacturing a substrate for the epitaxial growth of a layer of a III-N alloy based on gallium |
CN112420915B (en) * | 2020-11-23 | 2022-12-23 | 济南晶正电子科技有限公司 | Preparation method of composite substrate, composite film and electronic component |
FR3129029B1 (en) | 2021-11-09 | 2023-09-29 | Soitec Silicon On Insulator | METHOD FOR PREPARING A SUPPORT SUBSTRATE PROVIDED WITH A CHARGE TRAPPING LAYER |
FR3129028B1 (en) | 2021-11-09 | 2023-11-10 | Soitec Silicon On Insulator | METHOD FOR PREPARING A SUPPORT SUBSTRATE PROVIDED WITH A CHARGE TRAPPING LAYER |
FR3137493A1 (en) | 2022-06-29 | 2024-01-05 | Soitec | METHOD FOR MANUFACTURING A STRUCTURE COMPRISING A BARRIER LAYER TO THE DIFFUSION OF ATOMIC SPECIES |
FR3137490A1 (en) | 2022-07-04 | 2024-01-05 | Soitec | METHOD FOR MANUFACTURING A STRUCTURE COMPRISING A BARRIER LAYER TO THE DIFFUSION OF ATOMIC SPECIES |
Citations (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3500138A (en) * | 1967-08-31 | 1970-03-10 | Gen Telephone & Elect | Bipolar mos field effect transistor |
US3577019A (en) * | 1968-09-24 | 1971-05-04 | Gen Electric | Insulated gate field effect transistor used as a voltage-controlled linear resistor |
EP0168990A2 (en) | 1984-07-12 | 1986-01-22 | Kenwood Limited | Carbonating apparatus |
US4737838A (en) * | 1985-01-30 | 1988-04-12 | Nec Corporation | Capacitor built-in semiconductor integrated circuit and process of fabrication thereof |
US5374564A (en) | 1991-09-18 | 1994-12-20 | Commissariat A L'energie Atomique | Process for the production of thin semiconductor material films |
US5492859A (en) | 1992-01-31 | 1996-02-20 | Canon Kk | Method for producing semiconductor device substrate by bonding a porous layer and an amorphous layer |
US5561303A (en) | 1991-11-07 | 1996-10-01 | Harris Corporation | Silicon on diamond circuit structure |
US5694065A (en) * | 1994-08-16 | 1997-12-02 | Burr-Brown Corporation | Switching control circuitry for low noise CMOS inverter |
US5985708A (en) * | 1996-03-13 | 1999-11-16 | Kabushiki Kaisha Toshiba | Method of manufacturing vertical power device |
US6127199A (en) * | 1996-11-12 | 2000-10-03 | Seiko Epson Corporation | Manufacturing method of active matrix substrate, active matrix substrate and liquid crystal display device |
US6171932B1 (en) | 1998-07-23 | 2001-01-09 | Canon Kabushiki Kaisha | Semiconductor substrate and production method thereof |
US6426270B1 (en) * | 1999-02-02 | 2002-07-30 | Canon Kabushiki Kaisha | Substrate processing method and method of manufacturing semiconductor substrate |
US20020142557A1 (en) * | 2001-03-28 | 2002-10-03 | Takashi Hashimoto | Semiconductor device and a method of manufacturing the same |
US20020146867A1 (en) * | 2000-12-29 | 2002-10-10 | Stmicroelectronics S.R.L. | Integration process on a SOI substrate of a semiconductor device comprising at least a dielectrically isolated well |
US20030040163A1 (en) | 1999-12-24 | 2003-02-27 | Isao Yokokawa | Method for manufacturing bonded wafer |
US20030170990A1 (en) | 1998-05-15 | 2003-09-11 | Kiyofumi Sakaguchi | Process for manufacturing a semiconductor substrate as well as a semiconductor thin film, and multilayer structure |
US20030183819A1 (en) * | 2002-04-01 | 2003-10-02 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US20040002197A1 (en) | 2002-07-01 | 2004-01-01 | Honeywell International Inc. | Silicon-on-insulator wafer for RF integrated circuit |
JP2004006615A (en) | 2002-04-26 | 2004-01-08 | Sumitomo Mitsubishi Silicon Corp | High resistance silicon wafer and its manufacturing method |
US20040235264A1 (en) * | 2003-05-21 | 2004-11-25 | Micron Technology, Inc. | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers |
US20040259388A1 (en) | 2003-06-10 | 2004-12-23 | Walter Schwarzenbach | Method for heat treating a semiconductor wafer |
US6855588B1 (en) * | 2003-10-07 | 2005-02-15 | United Microelectronics Corp. | Method of fabricating a double gate MOSFET device |
US20050054175A1 (en) * | 2003-07-23 | 2005-03-10 | Matthias Bauer | Deposition of silicon germanium on silicon-on-insulator structures and bulk substrates |
WO2005029576A2 (en) | 2003-02-18 | 2005-03-31 | Corning Incorporated | Glass-based soi structures |
JP2005123351A (en) | 2003-10-16 | 2005-05-12 | Sumitomo Mitsubishi Silicon Corp | High resistance silicon wafer and its manufacturing method |
US20050158969A1 (en) | 2001-04-11 | 2005-07-21 | Memc Electronic Materials, Inc. | Control of thermal donor formation in high resistivity CZ silicon |
US20050250349A1 (en) | 2002-07-17 | 2005-11-10 | Sumitomo Mitsubishi Silicon Corporation | High-resistance silicon wafer and process for producing the same |
US20050269671A1 (en) | 2004-06-03 | 2005-12-08 | Bruce Faure | Support for hybrid epitaxy and method of fabrication |
US20050280001A1 (en) * | 2004-06-22 | 2005-12-22 | Chang Peter L | Memory cell using silicon carbide |
US20060024908A1 (en) | 2001-07-04 | 2006-02-02 | S.I.O.Tec Silicon On Insulator Technologes S.A. | Method of reducing the surface roughness of a semiconductor wafer |
US20060134893A1 (en) * | 2004-12-16 | 2006-06-22 | Savage Donald E | Fabrication of strained heterojunction structures |
US20060141748A1 (en) | 2004-03-05 | 2006-06-29 | Nicolas Daval | Thermal treament of a semiconductor layer |
US20060166451A1 (en) | 2003-09-26 | 2006-07-27 | Jean-Pierre Raskin | Process for manufacturing a multilayer structure made from semiconducting materials |
US20060214257A1 (en) * | 2005-03-25 | 2006-09-28 | Sumco Corporation | Production method of strained silicon-SOI substrate and strained silicon-SOI substrate produced by same |
US7147711B2 (en) | 2000-09-20 | 2006-12-12 | Shin-Etsu Handotai Co., Ltd. | Method of producing silicon wafer and silicon wafer |
US20060284247A1 (en) * | 2005-06-17 | 2006-12-21 | Godfrey Augustine | Novel method for integrating silicon CMOS and AlGaN/GaN wideband amplifiers on engineered substrates |
US20070032042A1 (en) | 2002-07-16 | 2007-02-08 | Semiconductor Energy Laboratory Co., Ltd. | Peeling method |
US20070032040A1 (en) | 2003-09-26 | 2007-02-08 | Dimitri Lederer | Method of manufacturing a multilayer semiconductor structure with reduced ohmic losses |
US20070066033A1 (en) | 2003-10-21 | 2007-03-22 | Kazunari Kurita | Process for producing high-resistance silicon wafers and process for producing epitaxial wafers and soi wafers (as amended) |
US20070080372A1 (en) | 2004-10-29 | 2007-04-12 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Composite structure with high heat dissipation |
US20080014717A1 (en) | 2005-02-04 | 2008-01-17 | Akihiko Endo | Method for Manufacturing SOI Substrate |
US20080050887A1 (en) | 2003-11-03 | 2008-02-28 | International Business Machines Corporation | METHOD FOR FABRICATING SiGe-ON-INSULATOR (SGOI) AND Ge-ON-INSULATOR (GOI) SUBSTRATES |
US20080303118A1 (en) | 2007-06-06 | 2008-12-11 | Chantal Arena | Process for fabricating a structure for epitaxy without an exclusion zone |
US20090042361A1 (en) | 2005-12-19 | 2009-02-12 | Shin-Etsu Handotai Co., Ltd. | Method for Manufacturing SOI Substrate and SOI Substrate |
US20090075456A1 (en) | 2007-09-14 | 2009-03-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate and method for manufacturing semiconductor device |
US20090092810A1 (en) * | 2007-10-04 | 2009-04-09 | International Business Machines Corporation | Fabrication of soi with gettering layer |
US20090170295A1 (en) * | 2007-12-27 | 2009-07-02 | Commissariat A L'energie Atomique | MANUFACTURING METHOD FOR A SEMI-CONDUCTOR ON INSULATOR SUBSTRATE COMPRISING A LOCALISED Ge ENRICHED STEP |
US20090173967A1 (en) * | 2008-01-04 | 2009-07-09 | International Business Machines Corporation | Strained-channel fet comprising twist-bonded semiconductor layer |
WO2009122306A2 (en) | 2008-04-02 | 2009-10-08 | Yougetitback Limited | Method for mitigating the unauthorized use of a device |
US20100019872A1 (en) * | 2006-06-09 | 2010-01-28 | Bozler Carl O | Wide band and radio frequency waveguide and hybrid integration in a silicon package |
WO2010049496A1 (en) | 2008-10-30 | 2010-05-06 | S.O.I.Tec Silicon On Insulator Technologies | Method for producing a stack of semi-conductor thin films |
US20100297828A1 (en) | 2008-03-11 | 2010-11-25 | Christophe Maleville | Method for fabricating a semiconductor on insulator type substrate |
US20100314722A1 (en) | 2008-03-19 | 2010-12-16 | Shin-Etsu Handotai Co., Ltd. | Soi wafer, semiconductor device, and method for manufacturing soi wafer |
US7964423B2 (en) | 2007-06-14 | 2011-06-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20120319121A1 (en) | 2009-12-04 | 2012-12-20 | Soitec | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure |
US8507922B2 (en) * | 2010-07-06 | 2013-08-13 | Mitsui Engineering & Shipbuilding Co., Ltd. | Silicon carbide substrate, semiconductor device, and SOI wafer |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1652230A2 (en) * | 2003-07-29 | 2006-05-03 | S.O.I.Tec Silicon on Insulator Technologies | Method for obtaining a thin high-quality layer by co-implantation and thermal annealing |
US7169421B2 (en) | 2003-08-20 | 2007-01-30 | Kraft Foods Holdings, Inc. | Method of making processed meat products |
-
2009
- 2009-12-04 FR FR0958658A patent/FR2953640B1/en active Active
-
2010
- 2010-12-02 TW TW099141842A patent/TWI544550B/en active
- 2010-12-03 EP EP10785433A patent/EP2507827A1/en not_active Withdrawn
- 2010-12-03 CN CN201080054092.1A patent/CN102640278B/en active Active
- 2010-12-03 SG SG2012039137A patent/SG181093A1/en unknown
- 2010-12-03 JP JP2012541525A patent/JP2013513234A/en active Pending
- 2010-12-03 KR KR1020127017419A patent/KR101379409B1/en active IP Right Grant
- 2010-12-03 WO PCT/EP2010/068883 patent/WO2011067394A1/en active Application Filing
-
2012
- 2012-06-01 US US13/487,066 patent/US8658514B2/en active Active
-
2013
- 2013-10-09 US US14/049,263 patent/US8962450B2/en active Active
-
2015
- 2015-02-03 US US14/612,772 patent/US9293473B2/en active Active
Patent Citations (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3500138A (en) * | 1967-08-31 | 1970-03-10 | Gen Telephone & Elect | Bipolar mos field effect transistor |
US3577019A (en) * | 1968-09-24 | 1971-05-04 | Gen Electric | Insulated gate field effect transistor used as a voltage-controlled linear resistor |
EP0168990A2 (en) | 1984-07-12 | 1986-01-22 | Kenwood Limited | Carbonating apparatus |
US4737838A (en) * | 1985-01-30 | 1988-04-12 | Nec Corporation | Capacitor built-in semiconductor integrated circuit and process of fabrication thereof |
US5374564A (en) | 1991-09-18 | 1994-12-20 | Commissariat A L'energie Atomique | Process for the production of thin semiconductor material films |
US5561303A (en) | 1991-11-07 | 1996-10-01 | Harris Corporation | Silicon on diamond circuit structure |
US5492859A (en) | 1992-01-31 | 1996-02-20 | Canon Kk | Method for producing semiconductor device substrate by bonding a porous layer and an amorphous layer |
US5694065A (en) * | 1994-08-16 | 1997-12-02 | Burr-Brown Corporation | Switching control circuitry for low noise CMOS inverter |
US5985708A (en) * | 1996-03-13 | 1999-11-16 | Kabushiki Kaisha Toshiba | Method of manufacturing vertical power device |
US6127199A (en) * | 1996-11-12 | 2000-10-03 | Seiko Epson Corporation | Manufacturing method of active matrix substrate, active matrix substrate and liquid crystal display device |
US20030170990A1 (en) | 1998-05-15 | 2003-09-11 | Kiyofumi Sakaguchi | Process for manufacturing a semiconductor substrate as well as a semiconductor thin film, and multilayer structure |
US6171932B1 (en) | 1998-07-23 | 2001-01-09 | Canon Kabushiki Kaisha | Semiconductor substrate and production method thereof |
US6472711B1 (en) | 1998-07-23 | 2002-10-29 | Canon Kabushiki Kaisha | Semiconductor substrate and production method thereof |
US6426270B1 (en) * | 1999-02-02 | 2002-07-30 | Canon Kabushiki Kaisha | Substrate processing method and method of manufacturing semiconductor substrate |
US20030040163A1 (en) | 1999-12-24 | 2003-02-27 | Isao Yokokawa | Method for manufacturing bonded wafer |
US7147711B2 (en) | 2000-09-20 | 2006-12-12 | Shin-Etsu Handotai Co., Ltd. | Method of producing silicon wafer and silicon wafer |
US20020146867A1 (en) * | 2000-12-29 | 2002-10-10 | Stmicroelectronics S.R.L. | Integration process on a SOI substrate of a semiconductor device comprising at least a dielectrically isolated well |
US20020142557A1 (en) * | 2001-03-28 | 2002-10-03 | Takashi Hashimoto | Semiconductor device and a method of manufacturing the same |
US20050158969A1 (en) | 2001-04-11 | 2005-07-21 | Memc Electronic Materials, Inc. | Control of thermal donor formation in high resistivity CZ silicon |
US20060024908A1 (en) | 2001-07-04 | 2006-02-02 | S.I.O.Tec Silicon On Insulator Technologes S.A. | Method of reducing the surface roughness of a semiconductor wafer |
US20030183819A1 (en) * | 2002-04-01 | 2003-10-02 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
JP2004006615A (en) | 2002-04-26 | 2004-01-08 | Sumitomo Mitsubishi Silicon Corp | High resistance silicon wafer and its manufacturing method |
US20050253221A1 (en) | 2002-04-26 | 2005-11-17 | Sumitomo Mitsubishi Silicon Corporation | High resistance silicon wafer and method for production thereof |
US20040002197A1 (en) | 2002-07-01 | 2004-01-01 | Honeywell International Inc. | Silicon-on-insulator wafer for RF integrated circuit |
US20040159908A1 (en) | 2002-07-01 | 2004-08-19 | Fathimulla Mohammed A. | Silicon-on-insulator wafer for RF integrated circuit |
US20070032042A1 (en) | 2002-07-16 | 2007-02-08 | Semiconductor Energy Laboratory Co., Ltd. | Peeling method |
US20050250349A1 (en) | 2002-07-17 | 2005-11-10 | Sumitomo Mitsubishi Silicon Corporation | High-resistance silicon wafer and process for producing the same |
WO2005029576A2 (en) | 2003-02-18 | 2005-03-31 | Corning Incorporated | Glass-based soi structures |
US20040235264A1 (en) * | 2003-05-21 | 2004-11-25 | Micron Technology, Inc. | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers |
US20040259388A1 (en) | 2003-06-10 | 2004-12-23 | Walter Schwarzenbach | Method for heat treating a semiconductor wafer |
US20050054175A1 (en) * | 2003-07-23 | 2005-03-10 | Matthias Bauer | Deposition of silicon germanium on silicon-on-insulator structures and bulk substrates |
JP2007507093A (en) | 2003-09-26 | 2007-03-22 | ユニべルシテ・カトリック・ドゥ・ルベン | Method for manufacturing stacked semiconductor structure with reduced resistance loss |
US20070032040A1 (en) | 2003-09-26 | 2007-02-08 | Dimitri Lederer | Method of manufacturing a multilayer semiconductor structure with reduced ohmic losses |
US20060166451A1 (en) | 2003-09-26 | 2006-07-27 | Jean-Pierre Raskin | Process for manufacturing a multilayer structure made from semiconducting materials |
US6855588B1 (en) * | 2003-10-07 | 2005-02-15 | United Microelectronics Corp. | Method of fabricating a double gate MOSFET device |
US20050127477A1 (en) | 2003-10-16 | 2005-06-16 | Nobumitsu Takase | High resistivity silicon wafer and method for fabricating the same |
JP2005123351A (en) | 2003-10-16 | 2005-05-12 | Sumitomo Mitsubishi Silicon Corp | High resistance silicon wafer and its manufacturing method |
US20070066033A1 (en) | 2003-10-21 | 2007-03-22 | Kazunari Kurita | Process for producing high-resistance silicon wafers and process for producing epitaxial wafers and soi wafers (as amended) |
US20080050887A1 (en) | 2003-11-03 | 2008-02-28 | International Business Machines Corporation | METHOD FOR FABRICATING SiGe-ON-INSULATOR (SGOI) AND Ge-ON-INSULATOR (GOI) SUBSTRATES |
US20060141748A1 (en) | 2004-03-05 | 2006-06-29 | Nicolas Daval | Thermal treament of a semiconductor layer |
US20050269671A1 (en) | 2004-06-03 | 2005-12-08 | Bruce Faure | Support for hybrid epitaxy and method of fabrication |
US20050280001A1 (en) * | 2004-06-22 | 2005-12-22 | Chang Peter L | Memory cell using silicon carbide |
US20070080372A1 (en) | 2004-10-29 | 2007-04-12 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Composite structure with high heat dissipation |
US20060134893A1 (en) * | 2004-12-16 | 2006-06-22 | Savage Donald E | Fabrication of strained heterojunction structures |
US20080014717A1 (en) | 2005-02-04 | 2008-01-17 | Akihiko Endo | Method for Manufacturing SOI Substrate |
US20060214257A1 (en) * | 2005-03-25 | 2006-09-28 | Sumco Corporation | Production method of strained silicon-SOI substrate and strained silicon-SOI substrate produced by same |
US20060284247A1 (en) * | 2005-06-17 | 2006-12-21 | Godfrey Augustine | Novel method for integrating silicon CMOS and AlGaN/GaN wideband amplifiers on engineered substrates |
US20090042361A1 (en) | 2005-12-19 | 2009-02-12 | Shin-Etsu Handotai Co., Ltd. | Method for Manufacturing SOI Substrate and SOI Substrate |
US20100019872A1 (en) * | 2006-06-09 | 2010-01-28 | Bozler Carl O | Wide band and radio frequency waveguide and hybrid integration in a silicon package |
US20080303118A1 (en) | 2007-06-06 | 2008-12-11 | Chantal Arena | Process for fabricating a structure for epitaxy without an exclusion zone |
US7902045B2 (en) | 2007-06-06 | 2011-03-08 | S.O.I.Tec Silicon On Insulator Technologies | Process for fabricating a structure for epitaxy without an exclusion zone |
US7964423B2 (en) | 2007-06-14 | 2011-06-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20090075456A1 (en) | 2007-09-14 | 2009-03-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate and method for manufacturing semiconductor device |
US20090092810A1 (en) * | 2007-10-04 | 2009-04-09 | International Business Machines Corporation | Fabrication of soi with gettering layer |
US20090170295A1 (en) * | 2007-12-27 | 2009-07-02 | Commissariat A L'energie Atomique | MANUFACTURING METHOD FOR A SEMI-CONDUCTOR ON INSULATOR SUBSTRATE COMPRISING A LOCALISED Ge ENRICHED STEP |
US20090173967A1 (en) * | 2008-01-04 | 2009-07-09 | International Business Machines Corporation | Strained-channel fet comprising twist-bonded semiconductor layer |
US20100297828A1 (en) | 2008-03-11 | 2010-11-25 | Christophe Maleville | Method for fabricating a semiconductor on insulator type substrate |
US20100314722A1 (en) | 2008-03-19 | 2010-12-16 | Shin-Etsu Handotai Co., Ltd. | Soi wafer, semiconductor device, and method for manufacturing soi wafer |
WO2009122306A2 (en) | 2008-04-02 | 2009-10-08 | Yougetitback Limited | Method for mitigating the unauthorized use of a device |
WO2010049496A1 (en) | 2008-10-30 | 2010-05-06 | S.O.I.Tec Silicon On Insulator Technologies | Method for producing a stack of semi-conductor thin films |
US20120319121A1 (en) | 2009-12-04 | 2012-12-20 | Soitec | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure |
US20140038388A1 (en) | 2009-12-04 | 2014-02-06 | Soitec | Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure |
US8507922B2 (en) * | 2010-07-06 | 2013-08-13 | Mitsui Engineering & Shipbuilding Co., Ltd. | Silicon carbide substrate, semiconductor device, and SOI wafer |
Non-Patent Citations (3)
Title |
---|
International Preliminary Report on Patentability for International Application No. PCT/EP2010/068883 dated Jul. 4, 2012, 8 pages. |
International Search Report for International Application No. PCT/EP2010/068883 dated Mar. 1, 2011, 3 pages. |
International Written Opinion for International Application No. PCT/EP2010/068883 dated Mar. 1, 2011, 7 pages. |
Also Published As
Publication number | Publication date |
---|---|
JP2013513234A (en) | 2013-04-18 |
US8962450B2 (en) | 2015-02-24 |
US20140038388A1 (en) | 2014-02-06 |
US8658514B2 (en) | 2014-02-25 |
EP2507827A1 (en) | 2012-10-10 |
FR2953640B1 (en) | 2012-02-10 |
TWI544550B (en) | 2016-08-01 |
KR101379409B1 (en) | 2014-04-04 |
TW201140697A (en) | 2011-11-16 |
CN102640278B (en) | 2014-07-30 |
FR2953640A1 (en) | 2011-06-10 |
SG181093A1 (en) | 2012-07-30 |
CN102640278A (en) | 2012-08-15 |
WO2011067394A1 (en) | 2011-06-09 |
KR20120087188A (en) | 2012-08-06 |
US20150171110A1 (en) | 2015-06-18 |
US20120319121A1 (en) | 2012-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9293473B2 (en) | Method for manufacturing a semiconductor on insulator structure having low electrical losses | |
US10672645B2 (en) | Method of manufacturing high resistivity SOI wafers with charge trapping layers based on terminated Si deposition | |
JP6650463B2 (en) | Method of manufacturing high resistivity semiconductor-on-insulator wafer with charge trapping layer | |
JP2019153797A (en) | Method of growing charge trapping polycrystalline silicon films on silicon substrates with controllable film stress | |
US11373856B2 (en) | Support for a semiconductor structure | |
US11251265B2 (en) | Carrier for a semiconductor structure | |
KR20190095322A (en) | High resistivity silicon-on-insulator structure and its manufacturing method | |
US7452785B2 (en) | Method of fabrication of highly heat dissipative substrates | |
JP6726180B2 (en) | High resistivity semiconductor-on-insulator wafer and manufacturing method | |
KR20180084147A (en) | Manufacturing method for a semiconductor on insulator type substrate for radiofrequency applications | |
KR102652250B1 (en) | Substrate for integrated radio frequency device and method for manufacturing same | |
FR2907966A1 (en) | Substrate e.g. silicon on insulator substrate, manufacturing method, involves forming superficial amorphous layer in part of thin layer by implantation of atomic species in thin layer, and recrystallizing amorphous layer | |
US8343850B2 (en) | Process for fabricating a substrate comprising a deposited buried oxide layer | |
KR20100027947A (en) | Method for fabricating a semiconductor on insulator substrate with reduced secco defect density | |
CN103026460A (en) | Method for the preparation of a multi-layered crystalline structure | |
KR100944235B1 (en) | Double plasma UTBOX | |
JP3707200B2 (en) | Manufacturing method of semiconductor substrate | |
KR102026506B1 (en) | Method for low temperature layer transfer in the preparation of multilayer semiconductor devices | |
JPH09326396A (en) | Semiconductor integrated circuit device and its manufacture | |
KR20200026829A (en) | Method for producing a support for a semiconductor structure | |
KR100797210B1 (en) | Manufacturing process for a multilayer structure | |
FR3138239A1 (en) | Process for manufacturing a support substrate for radio frequency application |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |