FIG. 1 is a top plan view of a lead frame for a semiconductor element or the like showing our new design, the bottom being a mirror image thereof;

FIG. 2 is a right side elevational view thereof, the opposite side being a mirror image thereof; and

FIG. 3 is a front elevational view thereof, the rear being a mirror image thereof.