|Número de publicación||USRE33650 E|
|Tipo de publicación||Concesión|
|Número de solicitud||US 07/515,639|
|Fecha de publicación||30 Jul 1991|
|Fecha de presentación||27 Abr 1990|
|Fecha de prioridad||30 Jul 1986|
|Número de publicación||07515639, 515639, US RE33650 E, US RE33650E, US-E-RE33650, USRE33650 E, USRE33650E|
|Inventores||P. I. P. Boulton, E. S. Lee|
|Cesionario original||University Of Toronto Innovations Foundation|
|Exportar cita||BiBTeX, EndNote, RefMan|
|Citas de patentes (11), Otras citas (6), Clasificaciones (8), Eventos legales (2)|
|Enlaces externos: USPTO, Cesión de USPTO, Espacenet|
The present invention relates to data controllers to control the passage of data between a plurality of data handling devices.
Data handling devices are now commonly connected in a network to allow the passage of data between various devices. The network can take one of several forms but each requires a controller to control access to the communication link between the data handling devices to ensure that only one data message at a time is transferred between the devices. The controller is operable once data is being transmitted to inhibit access of other devices to the communication link or to abort disrupted data. The devices conventionally are arranged to continue to attempt transmission on a periodic basis until they are successful in gaining access to the communication link.
Such an arrangement has proven satisfactory but at higher data handling rates it is statistically possible that a device can never gain access to the communications link. Certain applications require a maximum time for a device to gain access to the communication link, that is they require the system to be deterministic, to ensure that data will be communicated from one device to another device within a finite time.
It is therefore an object of the invention to provide a data controller for use in a network that provides a finite time in which transmission of data will occur and to ensure each handling device requesting access to the communication link will achieve a communication link before any one of the handling devices gains access to the communication link for a second time.
According, therefore, to the present invention there is provided a data controller to control passage of data between a plurality of data handling devices comprising communications means to permit communication of said devices with one another, indicator means associated with each of said devices to indicate data is to be transmitted from any one of said devices, inhibit means operable upon a device after transmission of data thereby to inhibit access of that device to said communication means and to said indicator means and reset means responsive to said indicator means to remove said inhibit means when said indicator means indicates that no data is to be transmitted thereby preventing that device from gaining multiple access to said communication means until each of said other requesting devices have gained access to said communication means.
An embodiment of the invention will now be described by way of example only in which
FIG. 1 is a schematic representation of a network
FIG. 2 is a schematic representation of a controller for use with the network shown in FIG. 1
FIG. 3 is a detailed view of one of the components shown in the schematic representation of FIG. 2
FIG. 4 is a schematic representation of a further component shown in the representation of FIG. 2
FIG. 5 is a schematic representation of a further component of the system shown in FIG. 2.
A local area network 10 is arranged in a tree or star format and comprises a number of data handling devices 12, each of which is connected by a transmission link 13 to a selector 14 of a central hub 16. The selector 14 is connected through a nexus 18 to a broadcaster 20, which in turn is connected through transmission links 22 to each of the data handling devices 12.
The selector 14 is operable to select one of the handling devices 12 to receive data through the associated transmission link 13 and broadcast it through each of the links 22 by way of the broadcaster 20. In this way, data from one of the devices 12 can be communicated to each of the devices 12.
To ensure that only one data message is transmitted, selector 14 includes one selection device 24 per transmission link 13, and an arbitrator 26 as shown in FIG. 2. The selection device 24 is identical in many ways to that described in U.S. Pat. No. 4,570,162, issued to the present applicants, the contents of which are incorporated herein by reference.
Each of the transmission links 13 is connected through a switch 28 to the nexus 18. Operation of the switch 28 is controlled by a selection device 24 and is operable to pass data from the link 13 to the nexus 18 only upon enablement by the selection device 24. Each transmission link 13 is also connected to a distinct data detect function 30 whose output 32 is connected to a request function 34. The output of the request function 34 is applied to the arbitrator 26. The arbitrator 26 receives an input from the request function associated with each of the transmission links 13 and determines which of the links 13 will be selected for transmission through the nexus 18.
The arbitrator 26 has a plurality of outputs 36 each of which is connected to a respective one of selection devices 24, and an output 38 that is connected to all of the selection devices 24 and provides a busy signal to each of the selection devices.
The selected output 36 and the busy signal 38 are applied to a switch function 40 to indicate that the link 13 associated with that particular selection device 24 has been selected. The output of switch function 40 is applied to the switch 28 and to a switch 42 that receives a further input from the data detect output 32. The output of switch 42 controls the operation of an interlock function 44, which also is connected to the data detect output 32. The output of the interlock function 44 is applied to the request function 34 and to switch 28 to enable the switch and allow data to be transmitted from the link 13 to the output 18. The interlock 44 inhibits the request function from operating until after the nexus 18 has become idle as indicated by the busy signal 38 and a new transmission of data has been detected by the data detect function 30. In this way the transmission of a partial packet of data is avoided.
The construction and operation of the components described above is described in further detail in U.S. Pat. No. 4,570,126 and therefore it is not believed to be necessary to describe them further at this time.
To ensure that the selector 14 is deterministic, each selection device 24 includes a state holder function 48 that combines an inhibitor function 50 and state indicator function 52. The output 32 of data detect function 30 is applied to the state indicator 52 whose output is applied as one of the inputs to a switch 54. The switch 54 receives inputs from the state indicators of all selection devices 24 and a signal from the busy line 38. The output of switch 54 is applied to a reset function 56 whose output is connected to the inhibitor 50 in each of the selection devices 24. The reset function 56 also receives an input from a timer 58.
The selected signal 36 is applied to the inhibitor 50 and state indicator 52, and the output of inhibitor 50 is applied to the switch 42 by way of connector 49 to inhibit operation of that switch.
As may be seen in FIG. 3, the inhibitor 50 includes an AND gate 60 and a JK Flip-Flop 62. The inputs to the AND gate 60 are derived from the inverted output of the reset function 56 and from the Q output of the JK Flip-Flop 62. The output of AND gate 60 is applied to the K input of Flip-Flop 62. The J input to Flip-Flop 62 is derived from the output of an AND gate 64 in the state indicator 52, AND gate 64 receives as one of its inputs the selected signal 36 and as its other input the Q output of a JK Flip-Flop 66. The Flip-Flop 66 receives the output of AND gate 64 at its K input and the output of an AND gate 68 at its J input.
The AND gate 68 receives one input from the output 32 of data detect function 30 and as its other input the Q output of a further JK Flip-Flop 70. The K input to Flip-Flop 70 is connected to the J input of Flip-Flop 66 with the J input to Flip-Flop 70 being connected to the output of AND gate 60 on the inhibitor 50. The output of JK Flip-Flop 66 is also applied to the switch function 54.
As may be seen in FIG. 4, the switch function 54 is essentially an OR gate 72 that receives inputs from each of the JK Flip-Flops 66 and the busy signal 38. The output of OR gate 72 is passed through an AND gate 74 to the input of a JK Flip-Flop 76 both forming part of the reset device 56. The K input to Flip-Flop 76 is derived directly from the output of AND gate 74 and the J input is the inverted output of AND gate 74. The output of the reset device 56 utilizes the Q' output which is applied as the input to the AND gate 60 in FIG. 3.
The AND gate 74 receives as one of its inputs the output of OR gate 72 and as the other input the inverted output of the timer 58 indicated in further detail on FIG. 5. The timer 58 includes a binary down counter 78 that is loaded by a signal appearing on the busy line 38. The output (count =0) of binary counter 78 is applied directly to the J input of a JK Flip-Flop 80 and inverted and applied to the K input of the same Flip-Flop. The inverted output is also applied as one input to an AND gate 82 which receives as its other input the Q output of Flip-Flop 80. The output of AND gate 82 is applied to the inverted input of the AND gate 74.
The operation of the data controller will now be described, assuming the network is at idle, that is no data is being transmitted and that no date is available for transmission. In this situation, all the data detect outputs 32 are low, or de-asserted, and all the inputs to switch 54 are also low, or de-asserted The busy line 38 is also low and the output of reset 56 is low. Referring to FIG. 3, the Q outputs of each of the JK Flip-Flops 62, 66 are low but the Q output of Flip-Flop 70 is high, providing one high input to AND gate 68.
Upon the detection of a transmission from one of the data handling devices 12 through the link 13, the associated data detect function 30 asserts the signal on output 32 which is passed through request function 34 to the arbitrator 26. As there are no other requests received at arbitrator 26 the request is accepted and the selected line 36 corresponding to the link 13 is asserted together with the busy line 38 to enable switch 40. Because the request is accepted at the start of data transmission, the interlock 44 is idle so that switch 28 receives two enabling signals to allow it transmit data from the link 13 to the nexus 18.
The assertion of output 32 causes the state holder 48 to change from an "idle" to a "contention" condition. This results in a high output from the state indicator 52 to the switch function 54 to indicate that transmission of data has been requested. As will be appreciated from FIG. 3, the presence of a high signal at output 32 results in an output from AND gate 68 so that at the next clock cycle the Q output of Flip-Flop 66 is asserted. As may be seen from FIG. 4, the assertion through output from state indicator 52 and through the busy line 38 produces a high signal from OR gate 72 which, in turn, produces a high output from AND gate 74 as the low output from the timer 58 is inverted at one input to AND gate 74. The high output of AND gate 74 produces low and high outputs at the J and K inputs of Flip-Flop 76, respectively, to produce a high output at the Q' gate of reset function 56 at the next clock cycle. The asserted output from the reset 56 is applied to the inverted input of AND gate 60 so that a low output is obtained for applying to the K input of Flip-Flop 62.
If the data detect function output 32 goes low, the output of AND gate 68 reverts to a low condition but the Q output of Flip-Flop 66 remains high to continue to assert an input to the switch function 54. However, the presence of a high signal at the K input to Flip-Flop 70 when data detect line 32 is high causes the Q output to go low, providing a low input to AND gate 68 to disable the AND gate until the Q output from Flip-Flop 70 is reset to high. This prevents a further high signal being generated by Flip-Flop 66 until the reset function 56 resets Flip-Flop 70.
The output to Flip-Flop 66 is de-asserted upon a selected signal being received on line 36 to the input of AND gate 64. The other input to AND gate 64 is high by virtue of the assertion of the output of Flip-Flop 66 so that a high output is obtained from AND gate 64 and asserted against the J input of Flip-Flop 66. Upon the next clock pulse, regardless of the state of the J input to Flip-Flop 66, the assertion of a high signal at the K input causes the Q output to revert to a low condition, therefore de-asserting the input to switch function 54. At the same time, a high output from AND gate 64 is applied to the J input of Flip-Flop 62 and the Q output of Flip-Flop 66 goes high to provide a high inhibit output to switch 42. This prevents further processing of data through the request function 34.
The output from switch function 54 remains asserted whilst data is being transmitted by virtue of the busy signal 38. Once transmission of data has been completed, and assuming that no other link 13 has attempted to gain access during the transmission of that data, all the inputs to OR gate 72 are low, causing a low output from the OR gate 72. This causes the J input of Flip-Flop 76 to be asserted causing the Q' output to change from high to low. The low signal is applied to the inverted input to AND gate 60, which, together with the high output from Flip-Flop 62, provides a high signal at the K input to Flip-Flop 62. Upon the next clock pulse the Q output of Flip-Flop 62 will be de-asserted to release the inhibit signal on switch function 42. The high output from AND gate 60 is also applied to the J input of Flip-Flop 70 so that the Q output reverts to high condition at the next clock pulse. This is applied to one of the inputs of AND gate 68 so that upon the next data detection signal on line 32 the state indicator 52 will be conditioned to "contention".
If, during the course of transmission of data, an attempt is made to transmit data from another of the data handling devices 12, the state indicator 52 associated with that device will assert an output to the switch 54. Thus, upon completion of transmission by one of the data handling devices, the output of the OR gate 72 remains high so that the Q' output from Flip-Flop 76 remains low. This then prevents the Flip-Flop 62 from being reset to de-assert the inhibit output to switch 42. This condition will remain until each of the inputs to the switch function 54 have been de-asserted indicating that data from the device associated with that state indicator has been selected and allowing the output from Flip-Flop 76 to return to a high condition and remove each of the inhibiting outputs from the respective Flip-Flops 62. Accordingly, it will be appreciated that each link is assured to access to the nexus 18 in a finite time and the nexus 18 cannot be occupied by repetitive transmissions from other data handling devices.
To ensure that the network 10 is not disabled by a malfunction in one of the data handling devices that results in a continuous assertion against switch 54, the timer of FIG. 5 is used to reset the inhibit functions 50 after a predetermined period. This period is chosen to be slightly longer than the retry period for each of the devices 12. The timer in FIG. 5 functions to load the binary counter 78 and initiate down count of that counter upon termination of the busy signal in line 38. If a signal is asserted at switch 54, under normal operation the device associated with that signal would attempt to gain access to the nexus 18 during the period being counted by the counter 78. Upon gaining access, the line 38 would revert to a busy condition and reload the counter, holding it until the busy signal again is de-asserted. If the counter completes its count prior to the reassertion of the busy signal 38, the Flip-Flop 80 and AND gate 82 provide a pulse to the inverted input of AND gate 74. This causes the output of 74 to go low and reset Flip-Flop 76 to a low condition. This is then applied to the AND gate 60 to reset Flip-Flop 62 and remove the inhibit signals from the switches. Thereafter, the output of AND gate 82 reverts to a low condition to allow the AND gate 74 to function in response to the output from OR gate 72.
It will be seen, therefore, that by monitoring the data detect signal and providing an indication that data transmission is required, it is possible to ensure that requests made during data transmission are dealt with prior to any new requests from a device that has already been transmitted. Whilst it will be appreciated that the operation has been described with respect to the selection device 24 described in the above-referenced U.S. patent, it is equally applicable to other selection devices where the indicator and inhibitor can be utilized to inhibit the operation of the equivalent of the selection device 24 until all requests have been dealt with.
|Patente citada||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US3603935 *||12 May 1969||7 Sep 1971||Xerox Corp||Memory port priority access system with inhibition of low priority lock-out|
|US3947824 *||17 Jun 1974||30 Mar 1976||International Business Machines Corporation||Priority control circuit|
|US4347498 *||21 Nov 1979||31 Ago 1982||International Business Machines Corporation||Method and means for demand accessing and broadcast transmission among ports in a distributed star network|
|US4514843 *||2 Dic 1982||30 Abr 1985||At&T Bell Laboratories||Packet switched communication system comprising collision avoidance means|
|US4570126 *||23 Jun 1983||11 Feb 1986||U.S. Philips Corporation||FM Demodulator using interpolation to approximate zero crossings|
|US4570162 *||13 Sep 1982||11 Feb 1986||The University Of Toronto Innovations Foundation||Local area networks|
|US4586128 *||14 Abr 1983||29 Abr 1986||Burroughs Corporation||Arbitrator circuit and technique for use in a digital computing system having multiple bus controllers|
|US4608700 *||29 Jul 1982||26 Ago 1986||Massachusetts Institute Of Technology||Serial multi-drop data link|
|US4727479 *||24 Abr 1984||23 Feb 1988||Bbc Brown, Boveri & Company, Limited||Allocation circuit for parallel busses of data processing systems|
|US4773069 *||30 Jul 1986||20 Sep 1988||Boulton P I P||Robust rooted tree network|
|EP0034903A1 *||17 Feb 1981||2 Sep 1981||Western Electric Company, Incorporated||Resource allocation system|
|1||*||Albanese, A., Star Network With Collision Avoidance Circuits, 7/15/82, pp. 631 638.|
|2||Albanese, A., Star Network With Collision-Avoidance Circuits, 7/15/82, pp. 631-638.|
|3||*||Ikeman, H. et al., High Speed Network Uses Fiber Optics, 10/22/84, pp. 95 100.|
|4||Ikeman, H. et al., High-Speed Network Uses Fiber Optics, 10/22/84, pp. 95-100.|
|5||*||Kiesel, W. M., Kuehn, P., CSMA CD DR: A New Multi Access Protocol For Distributed Systems, 1981, pp. A 2.4.1 A 2.4.6.|
|6||Kiesel, W. M., Kuehn, P., CSMA-CD-DR: A New Multi-Access Protocol For Distributed Systems, 1981, pp. A 2.4.1-A 2.4.6.|
|Clasificación de EE.UU.||340/3.41, 370/462|
|Clasificación internacional||H04L12/44, H04Q9/00|
|Clasificación cooperativa||H04Q9/00, H04L12/44|
|Clasificación europea||H04Q9/00, H04L12/44|
|13 Abr 1992||FPAY||Fee payment|
Year of fee payment: 4
|11 Abr 1996||FPAY||Fee payment|
Year of fee payment: 8