|Número de publicación||USRE33900 E|
|Tipo de publicación||Concesión|
|Número de solicitud||US 07/387,725|
|Fecha de publicación||28 Abr 1992|
|Fecha de presentación||31 Jul 1989|
|Fecha de prioridad||11 Sep 1980|
|Número de publicación||07387725, 387725, US RE33900 E, US RE33900E, US-E-RE33900, USRE33900 E, USRE33900E|
|Inventores||Robert D. Howson|
|Cesionario original||At&T Bell Laboratories|
|Exportar cita||BiBTeX, EndNote, RefMan|
|Citas de patentes (16), Otras citas (10), Citada por (134), Clasificaciones (19), Eventos legales (4)|
|Enlaces externos: USPTO, Cesión de USPTO, Espacenet|
CROSS REFERENCE TO RELATED APPLICATION
This application is a continuation of my copending application, Ser. No. 186,402 filed Sept. 11, 1980 now abandoned.
Copending U.S. patent applications Ser. No. 186,404 and Ser. No. 186,403 were filed on Sept. 11, 1980, now U.S. Pat. Nos. 4,316,285 and 4,316,284 respectively.
The present invention relates to digital transmission systems and, more particularly, to monitoring of errors in the transmission of time division multiplexed signals.
The basic time division multiplexed digital transmission unit is known as the DS1 signal. The basic DS1 signal format developed by a digital channel bank consists of 24 eight-bit words and one framing bit for a total of 193 bits per frame. The 24 words typically represent 24 separate and distinct messages deposited in 24 separate and distinct channels. The words are PCM (pulse code modulated) encoded and the least significant bit (i.e., eighth bit) of a channel is periodically dedicated for signaling purposes.
In some existing transmission systems the frames of the DS1 signal have been arranged into a so-called super frame comprising two groups of six frames each. Framing bits of the odd frames in the super frame are used to provide a pattern for per frame synchronization (1010 . . . pattern) and the framing bits of the even frames are used to provide a pattern for so-called sub-frame identification (111000111000. . . pattern). The subframe pattern identifies the sixth and twelfth frames of the super frame in which A and B signaling bits, respectively, are inserted in the least significant bit of each channel.
Prior systems employing the DS1 signal have used various techniques for monitoring transmission performance. To this end, measurements of error indications per unit of bits have been made and when prescribed limits are exceeded, alarms are enabled thereby alerting craftpersons that the system is malfunctioning. One error indication which has been used for alarming is the violation of the bipolar characteristic of the basic DS1 signal. A major problem with using a measure of bipolar violations is that the bipolar nature of the signal is lost in the digital transmission hierarchy. That is to say, when the DS1 signal is transmitted over a transmission system higher in the transmission hierarchy, e.g., T2 or T4M, the bipolar nature of the signal is converted to unipolar and a parity check is employed to monitor performance. Consequently, the use of bipolar violations is restricted only to systems transmitting over T1 carrier repeater lines. Therefore, end-to-end performance monitoring is not possible by monitoring bipolar violations when the signal is transmitted over a system which employs unipolar transmission.
In other applications framing errors are measured and employed to monitor transmission performance. A problem with the use of framing errors is that the framing bits occur relatively infrequently and, consequently, error measurement intervals are substantially longer than those attainable when using bipolar violations.
The problem of performance monitoring of digital transmission is overcome, in accordance with an aspect of the invention, by employing a digital code word having a predetermined number of bits which is generated in accordance with a prescribed criterion from bits of a time division multiplexed signal. The code word bits are inserted into predetermined bit positions of a time division multiplexed signal. In a receiver, bits of a received time division multiplexed signal are compared with bits of a code word generated from bits of a received time division multiplexed signal ostensively corresponding to the bits from which the bits of the code word in the presently received time division multiplexed signal were generated to indicate the presence of errors in transmission.
More specifically, the bits of a code word are generated in accordance with the prescribed criterion from a prescribed "block" including a predetermined number of bits of a time division multiplexed signal being transmitted. The code word bits are then inserted into predetermined bit positions of a subsequent block of bits of the time division multiplexed signal being transmitted. In the receiver, bits of a code word are generated from a block of bits of the received time division multiplexed signal and compared with bits of the next subsequent received block of bits to indicate the presence of errors in transmission.
In a specific example, the code word bits are inserted in predetermined framing bit positions of the time division multiplexed signal.
In a preferred embodiment of the invention, a transmit circuit includes a generator responsive to timing signals and the block of bits of the time division multiplexed signal presently being transmitted for generating a cyclical-redundancy-check (CRC) code word having a predetermined number of bits which are to be inserted into predetermined framing bit positions of the next subsequent block of bits of the time division multiplexed signal. A receive circuit includes a generator responsive to timing signals and the bits of the time division multiplexed signal being received for generating bits of a CRC code word which are to be compared to the bits of the next subsequent received block of bits ostensively corresponding to the transmitted CRC code word to generate indications of errors in transmission. That is to say, the bits of a CRC code word presently being transmitted in a block of bits were generated from the previously transmitted block of bits of the time division multiplexed signal and the bits of a presently received block of bits are compared to bits of a CRC code word generated from the bits of a previously received block of bits of a time division multiplexed signal for generating indications of errors in transmission. The error indications are employed as desired, for example, in accordance with prescribed criteria to enable so-called major and minor alarms.
In an exemplary embodiment of the invention a six-bit CRC code word is employed wherein the code word bits are inserted into predetermined framing bit positions in the time division multiplexed signal.
The invention will be more fully understood from the following detailed description of an illustrative embodiment thereof taken in connection with the appended figures, in which:
FIG. 1 illustrates the format of the basic DS1 digital signal;
FIG. 2 is a simplified block diagram of a portion of a digital terminal incorporating apparatus in accordance with the invention;
FIG. 3 shows in simplified form details of a transmit circuit included in the transmit unit of FIG. 2;
FIG. 4 illustrates a sequence of signals useful in explaining operation of an embodiment of the invention;
FIG. 5 depicts in simplified form details of the CRC Bit Generator of FIG. 3;
FIG. 6 shows details of the feedback shift register employed in FIG. 5;
FIG. 7 shows in simplified form a receive circuit employed in the receive unit of FIG. 2; and
FIG. 8 depicts details of the CRC-Block Error Detector employed in FIG. 7.
To facilitate a clear comprehension of the present invention, yet at the risk of redundancy, the aforementioned DS1 signal will be considered in greater detail at the point. As illustrated in FIG. 1, all eight bits of a channel are used for carrying message information in five of every six frames, and the eighth bit (D8) is borrowed for signaling purposes in every sixth frame. Each signaling bit of each channel relates only to the signaling information for that particular channel; and, all of the signaling bits of a digital group occur in the same (one-to-six) signaling frame. Framing information is transmitted in the 193rd bit position of each frame. (The framing bit position may equally be considered the first bit of each frame, i.e., the 0 bit position). In more recent systems, the DS1 signal has been grouped into a so-called super frame comprising two groups of six frames each with the sixth frame having A signaling bits and the twelfth frame having B signaling bits. The per frame (1010. . .) pattern appears in every other frame, namely-1--X--0--X--1--X--0--. The frames which do not carry per frame framing bits are called signaling subframes and are used to send signaling framing information. The subframe pattern (111000)--1--X--1--X--1--X--0--X--0--X-- 0 is employed to identify the sixth and twelfth frames.
The DS1 signal has served us well and the present invention may equally be utilized with that digital signal format as well as other and different digital formats.
However, in practicing the present invention it is contemplated that a so-called extended digital format is to be utilized including 24 frames in four groups of six frames each hereinafter referred to as an extended super frame (ESF). Moreover, predetermined bits in the format, in this example, bit positions previously employed for either per frame (Ft) framing bits or subframe (Fs) framing bits are utilized to realize an additional data link and for use, in accordance with an aspect of the invention, to transmit a cyclical-redundancy-check (CRC) code word to be used in monitoring transmission performance. Since four groups of six frames each are employed, four signaling bits are available, namely, A,B,C and D. In this particular example not to be considered as limiting the scope of the invention the eight kilobit framing bit channel is distributed into a four kilobit facility data link, two kilobit CRC performance monitoring channel and two kilobit channel for framing. A summary of the extended format is shown in the following table:
TABLE I______________________________________Extended Super Frame (ESF) Bit number(s) inF-Bits each time slot Error for for Signal-Frame Detec- Infor- Signal- ingNumber F Data tion mation ing Channel______________________________________ 1 -- M1 -- 1-8 2 -- -- C1 1-8 3 -- M2 -- 1-8 4 0 -- -- 1-8 5 -- M3 -- 1-8 6 -- -- C2 1-7 8 A 7 -- M4 -- 1-8 8 0 -- -- 1-8 9 -- M5 -- 1-810 -- -- C3 1-811 -- M6 -- 1-812 1 -- -- 1-7 8 B13 -- M7 -- 1-814 -- -- C4 1-815 -- M8 -- 1-816 1 -- -- 1-817 -- M9 -- 1-818 -- -- C5 1-7 8 C19 -- M10 -- 1-820 1 -- -- 1-821 -- M11 -- 1-822 -- -- C6 1-823 -- M12 -- 1-824 0 -- -- 1-7 8 D______________________________________
FIG. 2 shows in simplified form a typical digital terminal which includes performance monitoring equipment in accordance with an aspect of the invention. Transmit unit 21 is supplied with time division multiplex (TDM) input data and facility data link (FDL) data, and generates a time division multiplex (XTDM) output signal to be transmitted over a digital transmission line. XTDM includes the requisite framing bits and, in accordance with an aspect of the invention, bits of a CRC code word for monitoring transmission performance. The composite multiplexed signal (XTDM) from transmit unit 21 is coupled to the digital line (e.g., a T1 transmission line) via line interface unit 22. Interface unit 22 typically converts the unipolar XTDM to bipolar for transmission over the digital line. In the receiving direction, the converse of the above-described operations is carried out. The incoming time division multiplexed (RTDM) signal is coupled from the digital line to receive unit 23 via interface unit 22. Receive unit 23 is employed to extract the data link (FDL) information from RTDM, operate on RTDM to extract the individual channel information and, in accordance with an aspect of the invention, generate error indications by comparing the CRC bits received in RTDM with CRC bits generated in receive unit 23. It is apparent that in a transmission system similar terminals are used at both ends of the digital line.
The foregoing, admittedly brief, description of time division multiplex transmit and receive units should provide an adequate background to facilitate an understanding of the present invention. Time division multiplex transmit and receive units have been in use since the early 1960's and have been extensively described in the literature--see for example, "D2 Channel Bank: Digital Functions" by A. J. Cirillo, et al., Bell System Technical Journal, Volume 51, October 1972; "The D3 Channel Bank" by W. B. Gaunt, et al., Bell Laboratories Record, August 1972, pages 229-233; "D4; Up-to-Date Channel Bank for Digital Transmission Plant" by W. G. Albert, et .[.a..]. .Iadd.al., .Iaddend.Bell Laboratories Record, March 1977, pages 68-72; and also U.S. Pat. No. 4,125,745 issued Nov. 14, 1978.
FIG. 3 shows in simplified form details of transmit circuit 300 employed in transmit unit 21 for formating a time division multiplexed (TDM) input signal into the desired time division multiplexed signal to be transmitted (XTDM). To this end, AND gates 301, 302, 303 and 304 in conjunction with OR gate 305 are employed to interleave TDM input data signal, FDL data, F-Pat Bits and CRC bits into time division multiplexed signal XTDM to be transmitted.
Framing pattern bits and timing generator 306 (hereinafter referred to as CLOCK) is responsive to a bit clock signal supplied via terminal 307 for generating framing pattern bits (F-Pat Bits) in a pattern as shown in Table I above, a data link sync (FDL SYNC) signal, CRC-Bit SYNC, framing pattern sync (F-Pat SYNC), and extended super frame sync (ESF SYNC). The bit clock signal is, for example, the T1 clock having a bit rate of 1,544 megabits per second. These signals and their relationship to the bits in the extended super frame (ESF) of XTDM or RTDM are shown in FIG. 4 to be described below.
Accordingly, to generate the desired XTDM output, a TDM input signal from a time division multiplex circuit (not shown) is supplied via terminal 308 to an input of AND gate 301. FDL SYNC, F-Pat SYNC and CRC-Bit SYNC signals are supplied to inhibit inputs of AND gate 301 for disabling it when FDL data bits, F-Pat Bits and CRC-Bits, respectively, are interleaved into the XTDM signal. An output of AND gate 301 is supplied to an input of OR gate 305. FDL data is supplied via terminal 309 to an input of AND gate 302, FDL SYNC is supplied to another input of AND 302 for enabling it to interleave the FDL data signal into the appropriate bit positions of XTDM. An output of AND gate 302 is supplied to OR gate 305 for this purpose. F-Pat bits and F-Pat SYNC are supplied from CLOCk 306 to first and second inputs, respectively, of AND gate 303. F-Pat SYNC enables AND gate 303 to interleave the framing pattern bits into the appropriate bit positions of XTDM. An output of AND gate 303 is supplied to OR gate 305 for this purpose. Cyclical-redundancy-check code word bits (CRC-Bits) are supplied from CRC bit generator 310 to an input of AND gate 304. CRC-Bit SYNC is supplied from CLOCK 306 to another input of AND gate 304 for enabling it to interleave the CRC-bits, in accordance with an aspect of the invention, into the appropriate bit positions of XTDM. An output of AND gate 306 is supplied to an input of OR gate 305 for this purpose.
CRC bit generator 310 is responsive to XTDM, the bit clock signal supplied from terminal 307, and ESF SYNC and CRC-Bit SYNC signals supplied from CLOCK 306 to generate from the currently transmitted ESF of XTDM a CRC code word having a predetermined number of bits which is to be inserted into predetermined bit positions the next ESF of XTDM to be transmitted. That is to say, a CRC code word is generated, in this example, from the bits of the presently transmitted ESF including the previously inserted CRC bits, which is to be inserted in predetermined ones of the bit positions of the next subsequent ESF to be transmitted. Details of CRC bit generator 310 are shown in FIGS. 5 and 6 and described below. Since, in this example, the bits of the CRC code word are inserted into framing bit positions, no additional data bits are required and overall efficiency of transmission is not reduced. It should also be noted that the CRC bits could be inserted into any of the bit positions in the time division multiplexed signal so long as the positions are predetermined, and that the format is not restricted to the 24 frame ESF.
In this example, a CRC code word having six bits (CRC-6) is employed to realize a desirable confidence level in detecting errors in transmission of bits of the extended super frame. It has been determined that using the simple CRC-6 code which, in accordance with an aspect of the invention, is inserted in predetermined bit positions of the extended super frame (i.e., a block having a predetermined number of bits) approximately 98.4 percent of errors in all of the bits, in this example 4632, are detectable. This is sufficiently adequate for digital transmission performance monitoring although inadequate for error detection in data transmission.
In this example, the CRC-6 code word is generated from the bits of the extended superframe (ESF) being transmitted (XTDM) by employing the cyclic code generator polynomial.
x.sup.6 +x+1 (1)
An arrangement for realizing equation (1) is shown in FIG. 6 and described below. Cyclic codes are further described in an article by W. W. Peterson and D. T. Brown entitled, "Cyclic Codes for Error Detection", Proceedings of the IRE, January 1961, pages 228-235. See also Chapters 7 and 8 of Error Correcting Codes, The MIT Press, 1972 authored by W. W. Peterson and E. J. Weldon, Jr.
Operation of the transmit circuit of FIG. 3 is best explained by employing the waveforms of FIG. 4. Accordingly, shown in FIG. 4 is one extended super frame (ESF) of XTDM or RTDM. As indicated above, in this example not to be construed as limiting the invention, ESF includes 24 frames each having 193 bits for a block of 4632 bits. Each ESF is initiated by ESF SYNC. TDM input data from a time division multiplex circuit is supplied via terminal 308, AND gate 301 and OR gate 306 to XTDM except when AND gate 301 is inhibited by either FDL SYNC, F-PAT SYNC or CRC-BIT SYNC. FDL data bits M1 through M12 are supplied via AND gate 302 and OR gate 305 to be inserted into framing bit positions 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21 and 23, respectively, of XTDM. This is achieved by employing FDL SYNC to enable AND gate 302 to sample the corresponding FDL data bits during the appropriate framing bit positions as shown in FIG. 4. Framing pattern bits generated by clock 306 are supplied into framing bit positions 4, 8, 12, 16, 20 and 24 via AND gate 303 and OR gate 305 in response to F-PAT SYNC pulses enabling AND gate 303 during appropriate framing bit positions as shown in FIG. 4. Similarly, CRC bits generated by CRC bit generator 310 are inserted into framing bit positions 2, 6, 10, 14, 18 and 22 via AND gate 304 and OR gate 305 in response to CRC-BIT SYNC pulses enabling AND gate 304 during the appropriate framing bit positions as shown in FIG. 4. In a receiver the converse operations are performed.
FIG. 5 shows in simplified form details of CRC bit generator 310. Accordingly, shown is feedback shift register 501 which is employed to generate the CRC code word, in this example, in accordance with the generating polynomial of equation (1). XTDM is supplied to the data input of shift register 501 while the BIT CLOCK and ESF SYNC signals are supplied to CLK input and RST input, respectively. Details of one example of a circuit which may be employed for this purpose are shown in FIG. 6. Register 501 generates CRC code word bits C1, C2, C3, C4, C5 and C6 which are supplied in parallel in response to ESF SYNC to parallel in serial out (PISO) shift register 502. ESF SYNC is employed to reset register 501 and load PISO 502. To this end, ESF SYNC is supplied to the load (LD) input of PISO 502. The bit clock signal is supplied to CLK input of PISO 502 and CRC-BIT SYNC is supplied to the shift input of PISO 502. Consequently, the CRC bits are shifted and supplied in series to AND gate 304 at the CRC-BIT SYNC rate. BIT CLOCK is employed to synchronize the pulse transitions.
FIG. 6 shows details of an arrangement which may be employed for feedback shift register 501. This circuit is employed to realize the desired generator polynomial of equation (1) and, therefore, generate bits C1-C6 of the desired CRC-6 code word. To this end, XTDM is supplied via the data input to one input of Exclusive OR gate 601. An output from AND gate 602 which is C1, except when AND gate 602 is inhibited, is supplied to a second input of Exclusive OR gate 601. Consequently, Exclusive OR gate 601 adds the binary output of AND gate 602 to the XTDM bit supplied via the data input. This generates the 1+x6 function. An output from Exclusive OR gate 601 is supplied to one input of Exclusive OR gate 603 and D-type flip-flop 604. The Q output of flip-flop 604 is CRC bit C6 supplied to shift register 502 and is also supplied via AND gate 605 to a second input of Exclusive OR gate 603. This is the x function. The output of Exclusive OR gate 603 is the polynomial x6 +x+1 and is supplied to D-type flip-flop 606. The output of flip-flop 606 is CRC bit C5 and is supplied to shift register 502 and D-type flip-flop 607. Similarly, the serial connection of D-type flip-flops 607, 608, 609 and 610 generate CRC bits C4, C3, C2 and C1, respectively, all supplied to register 502. The output of flip-flop 610 is the x6 function and is supplied via AND gate 602 to an input of Exclusive OR gate 601. BIT CLOCK is supplied via CLK input to one input of AND gate 611 and to the CLK input of flip-flops 604, 606-610. ESF SYNC is supplied via RST input to the set (S) input of flip-flop 612. The Q output of flip-flop 612 is supplied to a second input of AND gate 611. The output of AND gate 611 is supplied to the reset (R) input of flip-flop 612 and to the clear (CLR) inputs of flip-flops 607-610. AND gate 611 and flip-flop 612 generate a reset pulse to initialize feedback shift register 501 to an all 0 state at the beginning of each extended super frame, i.e., C1-C6 are all 0. AND gates 602 and 605 are used to insure processing of a XTDM bit supplied concurrently with ESF SYNC.
FIG. 7 shows in simplified form details of receive circuit 700 which is used in receive unit 23 for utilizing the CRC code word bits, in accordance with an aspect of the invention, for detecting errors in a received time division multiplexed (RTDM) signal. Accordingly, received time division multiplexed signal RTDM is supplied via terminal 701 to CRC-bit generator 702 and CRC-block error detector 703. CRC-bit generator 702 is essentially identical to CRC-bit generator 310 employed in transmit circuit 300 and described above. CRC bit generator 702 generates CRC code word bits, in this example, from the presently received extended super frame of RTDM for comparison with the bits of the next received extended super frame of RTDM. CRC bits are serially supplied from CRC generator 702 to CRC-block error detector 703 where they are compared with bits of RTDM. Error indications are supplied from CRC-block error detector 703 to utilization equipment 704. Utilization equipment 704 may be, for example, a microcomputer which uses the individual error indications to monitor performance. For example, specific algorithms may be employed to enable alarms, e.g., major and minor alarms, when prescribed error rates (i.e., errors per number of bits) are exceeded.
Timing generator 705 responds to the bit clock signal which is, for example, the 1.544 megabit per second T1 rate, to generate ESF SYNC and CRC-BIT SYNC. Bit clock, ESF SYNC and CRC-BIT SYNC are supplied to CRC bit generator 702 and are utilized as described above in relation to CRC bit generator 310. ESF SYNC and CRC-BIT SYNC are supplied to CRC-block error detector 703. ESF-SYNC and CRC-BIT SYNC are identical to the signals shown in FIG. 4.
FIG. 8 shows details of CRC-bit error detector 703. CRC-block error detector 703 includes Exclusive OR gate 801 which is supplied with the incoming time division multiplex signal RTDM, in this example, the extended super frame (ESF) format and with the CRC bits from CRC bit generator 702. Exclusive OR gate 801 compares the bits in RTDM presently being received with CRC bits generated from the previously received ESF. The output of Exclusive OR gate 801 is supplied to one input of AND gate 802 which is enabled at the CRC bit rate via CRC BIT SYNC. Consequently, the output of Exclusive OR gate 801 is interrogated when a received CRC bit should be present. Since the CRC bits being received and the CRC bits generated by CRC bit generator 702 are ostensively derived from the same signal (i.e., XTDM, RTDM) they should be identical. However, errors may result in transmission because of noise or the like. When the received CRC bit and locally generated CRC bit are not similar Exclusive OR gate 801 generates a logic 1 which is supplied via AND gate 802 to the set (S) input of flip-flop 803. Flip-flop 803 is reset via ESF SYNC being supplied to the reset (R) input. Thus, in this example, one or more CRC-BIT error per extended super frame generate one CRC block error per ESF. Output Q of flip-flop 803 is supplied to one input of AND gate 804. ESF SYNC is supplied to another input of AND gate 804 and, consequently interrogates the Q output of flip-flop 803 upon the occurrence of ESF SYNC. An output of AND gate 804 is the CRC block error indication and is supplied to utilization equipment 704.
|Patente citada||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US3412380 *||4 Sep 1964||19 Nov 1968||Westinghouse Electric Corp||Two-character, single error-correcting system compatible with telegraph transmission|
|US3475724 *||8 Oct 1965||28 Oct 1969||Bell Telephone Labor Inc||Error control system|
|US3873920 *||12 Dic 1973||25 Mar 1975||Bell Telephone Labor Inc||Variable block length synchronization system|
|US3893072 *||3 Ago 1973||1 Jul 1975||Int Data Sciences Inc||Error correction system|
|US4012719 *||11 Abr 1975||15 Mar 1977||Sperry Rand Corporation||Communication multiplexer module|
|US4032885 *||1 Mar 1976||28 Jun 1977||The United States Of America As Represented By The Secretary Of The Navy||Digital correlator|
|US4125725 *||3 Jun 1977||14 Nov 1978||The United States Of America As Represented By The Secretary Of The Navy||Phenylated carboxyquinoxalines|
|US4142070 *||27 Dic 1977||27 Feb 1979||Wescom, Inc.||False framing detector|
|US4145683 *||2 Nov 1977||20 Mar 1979||Minnesota Mining And Manufacturing Company||Single track audio-digital recorder and circuit for use therein having error correction|
|US4154948 *||20 Mar 1978||15 May 1979||Petrolite Corporation||Phosphonium compounds|
|US4158193 *||6 Jun 1977||12 Jun 1979||International Data Sciences, Inc.||Data transmission test set with synchronization detector|
|US4168400 *||16 Mar 1978||18 Sep 1979||Compagnie Europeenne De Teletransmission (C.E.T.T.)||Digital communication system|
|US4206440 *||15 Dic 1977||3 Jun 1980||Sony Corporation||Encoding for error correction of recorded digital signals|
|US4229792 *||9 Abr 1979||21 Oct 1980||Honeywell Inc.||Bus allocation synchronization system|
|US4238852 *||16 Abr 1979||9 Dic 1980||Sony Corporation||Error correcting system|
|US4306305 *||19 Oct 1979||15 Dic 1981||Sony Corporation||PCM Signal transmitting system with error detecting and correcting capability|
|1||"DS-1 Extended Framing Format", pp. 1-7; DS-1 Extended Framing Format USITA Meeting at AT&T Co., Basking Ridge, N.J., Apr. 16, 1980.|
|2||CCITT Recommendation X.25, "Interface Between Data Terminal Equipment (DTE) and Data Termination Equipment (DCE) for Terminals Operating in the Packet Mode on Public Data Networks", vol. VIII.2--Rec.X.25, Geneva, 1976, pp. 70-76.|
|3||*||CCITT Recommendation X.25, Interface Between Data Terminal Equipment (DTE) and Data Termination Equipment (DCE) for Terminals Operating in the Packet Mode on Public Data Networks , vol. VIII.2 Rec.X.25, Geneva, 1976, pp. 70 76.|
|4||*||DS 1 Extended Framing Format , pp. 1 7; DS 1 Extended Framing Format USITA Meeting at AT&T Co., Basking Ridge, N.J., Apr. 16, 1980.|
|5||K. Kurahashi et al., "DTS-1 Speech Path System", Review of the Electrical Communications Laboratories, vol. 27, Nos. 9-10, Sep.-Oct., 1979, pp. 728-738.|
|6||K. Kurahashi et al., "Speech Path System of Digital Transit Exchange", Electrical Communication Laboratories Technical Journal, vol. 28, No. 7, 1979, pp. 1261-1276, (Japanese).|
|7||*||K. Kurahashi et al., DTS 1 Speech Path System , Review of the Electrical Communications Laboratories, vol. 27, Nos. 9 10, Sep. Oct., 1979, pp. 728 738.|
|8||*||K. Kurahashi et al., Speech Path System of Digital Transit Exchange , Electrical Communication Laboratories Technical Journal, vol. 28, No. 7, 1979, pp. 1261 1276, (Japanese).|
|9||M. T. Manfred et al., "Digital Loop Carrier Systems", The Bell System Technical Journal, vol. 57, No. 4, Apr. 1978, pp. 1129-1156.|
|10||*||M. T. Manfred et al., Digital Loop Carrier Systems , The Bell System Technical Journal, vol. 57, No. 4, Apr. 1978, pp. 1129 1156.|
|Patente citante||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US5228030 *||31 Oct 1989||13 Jul 1993||At&T Bell Laboratories||Time division communication system frame changeover arrangement|
|US5285456 *||15 May 1991||8 Feb 1994||International Business Machines Corporation||System and method for improving the integrity of control information|
|US5351244 *||7 Dic 1993||27 Sep 1994||Institut Francais Du Petrole||Seismic transmission method and device for a very low error rate|
|US5506956 *||7 Abr 1993||9 Abr 1996||Sprint Communications Company L.P.||Error correction and channel restoration apparatus for T1 digital links|
|US5513173 *||16 Mar 1994||30 Abr 1996||Xel Communications, Inc.||Data link access unit for T1 spans supporting the extended superframe format (ESF)|
|US5519830 *||10 Jun 1993||21 May 1996||Adc Telecommunications, Inc.||Point-to-multipoint performance monitoring and failure isolation system|
|US5577196 *||30 Nov 1995||19 Nov 1996||Sprint Communications Co. L.P.||Intelligent digital signal hitless protection switch|
|US5610928 *||1 Jul 1996||11 Mar 1997||Gpt Limited||Data verification method|
|US5655068 *||17 Ene 1996||5 Ago 1997||Adc Telecommunications, Inc.||Point-to-multipoint performance monitoring and failure isolation system|
|US5793978 *||29 Dic 1994||11 Ago 1998||Cisco Technology, Inc.||System for routing packets by separating packets in to broadcast packets and non-broadcast packets and allocating a selected communication bandwidth to the broadcast packets|
|US5802042 *||28 Jun 1996||1 Sep 1998||Cisco Systems, Inc.||Autosensing LMI protocols in frame relay networks|
|US5825765 *||31 Mar 1992||20 Oct 1998||Fore Systems, Inc.||Communication network based on ATM for general purpose computers|
|US5867666 *||5 Ago 1997||2 Feb 1999||Cisco Systems, Inc.||Virtual interfaces with dynamic binding|
|US6035105||2 Ene 1996||7 Mar 2000||Cisco Technology, Inc.||Multiple VLAN architecture system|
|US6078590||14 Jul 1997||20 Jun 2000||Cisco Technology, Inc.||Hierarchical routing knowledge for multicast packet routing|
|US6091725||29 Dic 1995||18 Jul 2000||Cisco Systems, Inc.||Method for traffic management, traffic prioritization, access control, and packet forwarding in a datagram computer network|
|US6097718||2 Ene 1996||1 Ago 2000||Cisco Technology, Inc.||Snapshot routing with route aging|
|US6101115||7 Ago 1998||8 Ago 2000||Cisco Technology, Inc.||CAM match line precharge|
|US6111877||31 Dic 1997||29 Ago 2000||Cisco Technology, Inc.||Load sharing across flows|
|US6122272||23 May 1997||19 Sep 2000||Cisco Technology, Inc.||Call size feedback on PNNI operation|
|US6157641||22 Ago 1997||5 Dic 2000||Cisco Technology, Inc.||Multiprotocol packet recognition and switching|
|US6182147||31 Jul 1998||30 Ene 2001||Cisco Technology, Inc.||Multicast group routing using unidirectional links|
|US6182224||2 Ene 1996||30 Ene 2001||Cisco Systems, Inc.||Enhanced network services using a subnetwork of communicating processors|
|US6212182||27 Jun 1996||3 Abr 2001||Cisco Technology, Inc.||Combined unicast and multicast scheduling|
|US6212183||22 Ago 1997||3 Abr 2001||Cisco Technology, Inc.||Multiple parallel packet routing lookup|
|US6219699||26 Mar 1999||17 Abr 2001||Cisco Technologies, Inc.||Multiple VLAN Architecture system|
|US6226771||14 Dic 1998||1 May 2001||Cisco Technology, Inc.||Method and apparatus for generating error detection data for encapsulated frames|
|US6243667||28 May 1996||5 Jun 2001||Cisco Systems, Inc.||Network flow switching and flow data export|
|US6295356||2 May 2000||25 Sep 2001||Cisco Technology, Inc.||Power feed for network devices|
|US6295615||8 Feb 1995||25 Sep 2001||Sprint Communications Company, L. P.||Automatic restoration of communication channels|
|US6304546||19 Dic 1996||16 Oct 2001||Cisco Technology, Inc.||End-to-end bidirectional keep-alive using virtual circuits|
|US6308148||20 Dic 1996||23 Oct 2001||Cisco Technology, Inc.||Network flow data export|
|US6308219||31 Jul 1998||23 Oct 2001||Cisco Technology, Inc.||Routing table lookup implemented using M-trie having nodes duplicated in multiple memory banks|
|US6327251||3 May 2000||4 Dic 2001||Cisco Technology, Inc.||Snapshot routing|
|US6334219||28 Jun 1996||25 Dic 2001||Adc Telecommunications Inc.||Channel selection for a hybrid fiber coax network|
|US6343072||31 Dic 1997||29 Ene 2002||Cisco Technology, Inc.||Single-chip architecture for shared-memory router|
|US6347093||29 Nov 1999||12 Feb 2002||Cisco Technology, Inc.||Application programming interface for modem and ISDN processing|
|US6356530||23 May 1997||12 Mar 2002||Cisco Technology, Inc.||Next hop selection in ATM networks|
|US6370121||29 Jun 1998||9 Abr 2002||Cisco Technology, Inc.||Method and system for shortcut trunking of LAN bridges|
|US6377577||30 Jun 1998||23 Abr 2002||Cisco Technology, Inc.||Access control list processing in hardware|
|US6389506||7 Ago 1998||14 May 2002||Cisco Technology, Inc.||Block mask ternary cam|
|US6418558||23 Jul 1997||9 Jul 2002||Adc Telecommunications, Inc.||Hybrid fiber/coax video and telephony communication|
|US6434120||25 Ago 1998||13 Ago 2002||Cisco Technology, Inc.||Autosensing LMI protocols in frame relay networks|
|US6446230||14 Sep 1998||3 Sep 2002||Cisco Technology, Inc.||Mechanism for enabling compliance with the IEEE standard 1149.1 for boundary-scan designs and tests|
|US6490260||3 Ago 1998||3 Dic 2002||Samsung Electronics, Co., Ltd.||Transmitter with increased traffic throughput in digital mobile telecommunication system and method for operating the same|
|US6493844 *||14 May 1999||10 Dic 2002||Fujitsu Limited||Error detector, semiconductor device, and error detection method|
|US6512766||22 Ago 1997||28 Ene 2003||Cisco Systems, Inc.||Enhanced internet packet routing lookup|
|US6532215||7 Ago 1998||11 Mar 2003||Cisco Technology, Inc.||Device and method for network communications and diagnostics|
|US6538988||18 Ene 2001||25 Mar 2003||Cisco Technology, Inc.||End-to-end bidirectional keep-alive using virtual circuits|
|US6560739||27 Jun 2002||6 May 2003||Cisco Technology, Inc.||Mechanism for enabling compliance with the IEEE standard 1149.1 for boundary-scan designs and tests|
|US6603765||21 Jul 2000||5 Ago 2003||Cisco Technology, Inc.||Load sharing across flows|
|US6603772||31 Mar 1999||5 Ago 2003||Cisco Technology, Inc.||Multicast routing with multicast virtual output queues and shortest queue first allocation|
|US6611528||10 Oct 2000||26 Ago 2003||Cisco Technology, Inc.||Hierarchical routing knowledge for multicast packet routing|
|US6640243||14 Dic 2000||28 Oct 2003||Cisco Technology, Inc.||Enhanced network services using a subnetwork of communicating processors|
|US6751236||15 Dic 2000||15 Jun 2004||Cisco Technology, Inc.||Configurable channel associated signaling (“CAS”) line signaling using plain text strings|
|US6757791||30 Mar 1999||29 Jun 2004||Cisco Technology, Inc.||Method and apparatus for reordering packet data units in storage queues for reading and writing memory|
|US6760331||31 Mar 1999||6 Jul 2004||Cisco Technology, Inc.||Multicast routing with nearest queue first allocation and dynamic and static vector quantization|
|US6771642||8 Ene 1999||3 Ago 2004||Cisco Technology, Inc.||Method and apparatus for scheduling packets in a packet switch|
|US6853638||1 Abr 1998||8 Feb 2005||Cisco Technology, Inc.||Route/service processor scalability via flow-based distribution of traffic|
|US6889181||2 Jul 1997||3 May 2005||Cisco Technology, Inc.||Network flow switching and flow data export|
|US6909697||6 Feb 2001||21 Jun 2005||Cisco Technology, Inc.||Method and apparatus for identifying a maximum frame size|
|US6917966||19 Sep 2003||12 Jul 2005||Cisco Technology, Inc.||Enhanced network services using a subnetwork of communicating processors|
|US6920112||29 Jun 1998||19 Jul 2005||Cisco Technology, Inc.||Sampling packets for network monitoring|
|US7026730||20 Dic 2002||11 Abr 2006||Cisco Technology, Inc.||Integrated connector unit|
|US7032161 *||20 Ago 2002||18 Abr 2006||Fujitsu Limited||Error detector, semiconductor device, and error detection method|
|US7061142||28 May 2003||13 Jun 2006||Cisco Technology, Inc.||Inline power device detection|
|US7065762||22 Mar 1999||20 Jun 2006||Cisco Technology, Inc.||Method, apparatus and computer program product for borrowed-virtual-time scheduling|
|US7076543||13 Feb 2002||11 Jul 2006||Cisco Technology, Inc.||Method and apparatus for collecting, aggregating and monitoring network management information|
|US7099463||26 May 2004||29 Ago 2006||Cisco Technology, Inc.||Method and apparatus for detecting a compatible phantom powered device using common mode signaling|
|US7103007||27 Jun 2002||5 Sep 2006||Cisco Technology, Inc.||Autosensing LMI protocols in frame relay networks|
|US7106754||7 Feb 2002||12 Sep 2006||Cisco Technology, Inc.||Application programming interface for modem and ISDN processing|
|US7116669||9 May 2001||3 Oct 2006||Cisco Technology, Inc.||Format for automatic generation of unique ATM addresses used for PNNI|
|US7246148||19 May 2005||17 Jul 2007||Cisco Technology, Inc.||Enhanced network services using a subnetwork of communicating processors|
|US7260518||23 Ago 2004||21 Ago 2007||Cisco Technology, Inc.||Network flow switching and flow data report|
|US7286525||21 Jun 2002||23 Oct 2007||Cisco Technology, Inc.||Synchronous pipelined switch using serial transmission|
|US7318094||16 May 2006||8 Ene 2008||Cisco Technology, Inc.||Apparatus, system and device for collecting, aggregating and monitoring network management information|
|US7366297||21 May 2003||29 Abr 2008||Cisco Technology, Inc.||Method and system for converting alternating current to ethernet in-line power|
|US7373528||24 Nov 2004||13 May 2008||Cisco Technology, Inc.||Increased power for power over Ethernet applications|
|US7447307||29 Nov 2000||4 Nov 2008||Cisco Technology, Inc.||Unpowered twisted pair loopback circuit for differential mode signaling|
|US7505486||19 Nov 2002||17 Mar 2009||Hewlett-Packard Development Company, L.P.||Degradable network data path transmission scheme|
|US7509505||4 Ene 2005||24 Mar 2009||Cisco Technology, Inc.||Method and system for managing power delivery for power over Ethernet systems|
|US7570583||15 Feb 2005||4 Ago 2009||Cisco Technology, Inc.||Extending SONET/SDH automatic protection switching|
|US7603570||13 May 2004||13 Oct 2009||Cisco Technology, Inc.||Power delivery over ethernet cables|
|US7672219||6 Feb 2007||2 Mar 2010||Adc Telecommunications, Inc.||Multipoint-to-point communication using orthogonal frequency division multiplexing|
|US7675843||7 Feb 2007||9 Mar 2010||Adc Telecommunications, Inc.||Multipoint-to-point communication using orthogonal frequency division multiplexing|
|US7697453||17 Nov 2008||13 Abr 2010||Adc Telecommunications, Inc.||Synchronization techniques in multipoint-to-point communication using orthogonal frequency division multiplexing|
|US7706349||17 Nov 2008||27 Abr 2010||Adc Telecommunications, Inc.||Methods and systems for selecting modulation in an orthogonal frequency division multiplexing system|
|US7756060||17 Nov 2008||13 Jul 2010||Adc Telecommunications, Inc.||Tone allocation in multipoint-to-point communication using orthogonal frequency division multiplexing|
|US7773537||17 Nov 2008||10 Ago 2010||Adc Telecommunications, Inc.||Ranging and round trip delay timing adjustment in a multi-point to point bidirectional communication system|
|US7872985||17 Nov 2008||18 Ene 2011||Adc Dsl Systems, Inc.||System for multi-frame alignment|
|US7881180||29 Oct 2007||1 Feb 2011||Adc Telecommunications, Inc.||Systems and method for orthogonal frequency divisional multiplexing|
|US7881181||29 Oct 2007||1 Feb 2011||Adc Telecommunications, Inc.||Systems and method for orthogonal frequency divisional multiplexing|
|US7912138||26 Feb 2007||22 Mar 2011||Adc Telecommunications, Inc.||Timing and symbol alignment in multipoint-to-point communication using orthogonal frequency division multiplexing|
|US7921314||5 Oct 2009||5 Abr 2011||Cisco Technology, Inc.||Providing power over ethernet cables|
|US7936662||30 Oct 2007||3 May 2011||Adc Telecommunications, Inc.||Ranging and round trip delay timing adjustment in a multi-point to point bidirectional communication system|
|US7957265||29 Oct 2007||7 Jun 2011||Adc Telecommunications, Inc.||Systems and method for orthogonal frequency divisional multiplexing|
|US7983141||26 Feb 2007||19 Jul 2011||Geile Michael J||Synchronized multipoint-to-point communication using orthogonal frequency division|
|US7995454||29 Oct 2007||9 Ago 2011||Htc Corporation||Systems and method for orthogonal frequency divisional multiplexing|
|US8082457||31 Jul 2008||20 Dic 2011||Cisco Technology, Inc.||Data communications device for communicating with and concurrently providing power to a set of powerable devices|
|US8089853||29 Oct 2007||3 Ene 2012||Htc Corporation||Systems and method for orthogonal frequency divisional multiplexing|
|US8094808||3 Nov 2008||10 Ene 2012||Cisco Technology, Inc.||Unpowered twisted pair loopback circuit for differential mode signaling|
|US8155012||26 Sep 2008||10 Abr 2012||Chrimar Systems, Inc.||System and method for adapting a piece of terminal equipment|
|US8174956||29 Oct 2007||8 May 2012||Htc Corporation||Systems and method for orthogonal frequency divisional multiplexing|
|US8199632||29 Oct 2007||12 Jun 2012||Htc Corporation||Systems and method for orthogonal frequency divisional multiplexing|
|US8213398||26 Ago 2009||3 Jul 2012||Htc Corporation||Method for multiple use subchannels|
|US8213399||28 Sep 2009||3 Jul 2012||Htc Corporation||System for multiple use subchannels|
|US8315150||10 Jun 2011||20 Nov 2012||Htc Corporation||Synchronized multipoint-to-point communication using orthogonal frequency division|
|US8351321||29 Oct 2007||8 Ene 2013||Htc Corporation||Systems and method for orthogonal frequency divisional multiplexing|
|US8406115||10 Jun 2011||26 Mar 2013||Htc Corporation||Systems and methods for orthogonal frequency division multiplexing|
|US8547824||11 Abr 2012||1 Oct 2013||Htc Corporation||Systems and methods for orthogonal frequency divisional multiplexing|
|US8576693||5 Dic 2011||5 Nov 2013||Htc Corporation||Systems and method for orthogonal frequency division multiplexing|
|US8601345 *||12 May 2010||3 Dic 2013||Tellabs Operations, Inc.||Method and apparatus for searching frame alignment with false alignment protection|
|US8638655||6 Dic 2012||28 Ene 2014||Htc Corporation||Systems and method for orthogonal frequency divisional multiplexing|
|US8902760||14 Sep 2012||2 Dic 2014||Chrimar Systems, Inc.||Network system and optional tethers|
|US8942107||10 Feb 2012||27 Ene 2015||Chrimar Systems, Inc.||Piece of ethernet terminal equipment|
|US9019838||14 Sep 2012||28 Abr 2015||Chrimar Systems, Inc.||Central piece of network equipment|
|US9049019||14 Sep 2012||2 Jun 2015||Chrimar Systems, Inc.||Network equipment and optional tether|
|US9812825||1 Jun 2015||7 Nov 2017||Chrimar Systems, Inc.||Ethernet device|
|US20020063584 *||29 Nov 2000||30 May 2002||James Molenda||Unpowered twisted pair loopback circuit for differential mode signaling|
|US20020097736 *||1 Abr 1998||25 Jul 2002||Earl Cohen||Route/service processor scalability via flow-based distribution of traffic|
|US20020116719 *||11 Ene 2002||22 Ago 2002||Adc Telecommunications, Inc.||Controlling service units in a communication system|
|US20020163891 *||27 Jun 2002||7 Nov 2002||Cisco Systems, Inc., A California Corporation||Autosensing LMI protocols in frame relay networks|
|US20050268120 *||13 May 2004||1 Dic 2005||Schindler Frederick R||Power delivery over ethernet cables|
|US20060112288 *||24 Nov 2004||25 May 2006||Schindler Frederick R||Increased power for power over ethernet applications|
|US20060149978 *||4 Ene 2005||6 Jul 2006||Randall Anthony L||Method and system for managing power delivery for power over ethernet systems|
|US20060175905 *||11 Abr 2006||10 Ago 2006||Cisco Technology, Inc., A California Corporation||Integrated Connector Unit|
|US20070157278 *||8 Feb 2007||5 Jul 2007||Adc Telecommunications, Inc.||Contention-based access to tones in orthogonal frequency division multiplexing (ofdm) waveform|
|US20070162943 *||7 Feb 2007||12 Jul 2007||Adc Telecommunications, Inc.||Multipoint-to-point communication using orthogonal frequency division multiplexing|
|US20080049604 *||29 Oct 2007||28 Feb 2008||Adc Telecommunications, Inc.||Systems and method for orthogonal frequency divisional multiplexing|
|US20080288794 *||31 Jul 2008||20 Nov 2008||Cisco Technology, Inc.||Method and system for managing power delivery for power over ethernet systems|
|US20090129583 *||3 Nov 2008||21 May 2009||Cisco Technology, Inc. A California Corporation||Unpowered twisted pair loopback circuit for differential mode signaling|
|USRE41771||29 Sep 2009||28 Sep 2010||Adc Telecommunications, Inc.||System for multiple use subchannels|
|USRE42236||9 Oct 2009||22 Mar 2011||Adc Telecommunications, Inc.||Multiuse subcarriers in multipoint-to-point communication using orthogonal frequency division multiplexing|
|USRE44460||14 Ene 2011||27 Ago 2013||Htc Corporation||Systems for synchronous multipoint-to-point orthogonal frequency division multiplexing communication|
|Clasificación de EE.UU.||370/514, 375/357, 714/776, 375/368, 370/528, 714/758|
|Clasificación internacional||H04J3/06, H04L1/00, H04L7/04|
|Clasificación cooperativa||H04L7/048, H04J3/0602, H04L1/0041, H04L1/0061, H04L1/008|
|Clasificación europea||H04L1/00F1A, H04L1/00B7E, H04L1/00B3, H04L7/04C, H04J3/06A|
|25 Oct 1995||SULP||Surcharge for late payment|
|28 Mar 2001||AS||Assignment|
Owner name: LUCENT TECHNOLOGIES, INC., NEW JERSEY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AT&T CORP.;REEL/FRAME:011658/0857
Effective date: 19960329
|5 Abr 2001||AS||Assignment|
Owner name: THE CHASE MANHATTAN BANK, AS COLLATERAL AGENT, TEX
Free format text: CONDITIONAL ASSIGNMENT OF AND SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:LUCENT TECHNOLOGIES INC. (DE CORPORATION);REEL/FRAME:011722/0048
Effective date: 20010222
|6 Dic 2006||AS||Assignment|
Owner name: LUCENT TECHNOLOGIES INC., NEW JERSEY
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:JPMORGAN CHASE BANK, N.A. (FORMERLY KNOWN AS THE CHASE MANHATTAN BANK), AS ADMINISTRATIVE AGENT;REEL/FRAME:018590/0287
Effective date: 20061130