USRE38383E1 - Method for forming a via plug in a semiconductor device - Google Patents
Method for forming a via plug in a semiconductor device Download PDFInfo
- Publication number
- USRE38383E1 USRE38383E1 US09/293,207 US29320799A USRE38383E US RE38383 E1 USRE38383 E1 US RE38383E1 US 29320799 A US29320799 A US 29320799A US RE38383 E USRE38383 E US RE38383E
- Authority
- US
- United States
- Prior art keywords
- conductive layer
- insulating layer
- semiconductor device
- grooves
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/06102—Disposition the bonding areas being at different heights
Definitions
- a method of forming a via plug according to the present invention in order to achieve the above object is comprised of the following steps:
Abstract
A method of forming a via plug in a semiconductor device is disclosed. Metal nuclei are formed on the surface of the metal layer underlying the via hole. The metal layer, which is partially exposed between metal nuclei, is etched by means of a wet etching method, and accordingly, a plurality of etching grooves is formed on the partially exposed surface of the metal layer. As a result, the formation of such grooves has the effect of increasing the bottom surface area of the via hall, thereby increasing the adhesive strength to a contact surface of the via hall and decreasing the via resistance.
Description
This application is a continuation of and claims the benefit of application Ser. No. 08/734,784, which is incorporated herein by reference in its entirety. This application and application Ser. No. 08/734,784, filed Oct. 15, 1996 (now RE 36,475 ), are copending and are both reissue applications of application Ser. No. 08/305,306, filed Sep. 15, 1994, now U.S. Pat. No. 5,409,861.
The invention relates to a method of forming a via plug in a semiconductor device, more particularly, it relates to a method of forming a via plug by forming metal nuclei on the surface of a metal layer underlying a via hall and then etching the metal layer exposed between the metal nuclei by the wet etching method so that a plurality of etching grooves are formed thereupon. The formation of such grooves has the effect of increasing the bottom surface area of the via hall, thereby increasing the adhesive strength to a contact surface of the via hall and decreasing the via resistance.
Generally, as integration of a semiconductor device is increased, the size of the via hall diminishes while the aspect ratio increases. If the depth of the via halls are different from each other, the via plug is formed on the via halls using tungsten. In order to form a uniform and complete via plug, pretreatment of the via halls is important. If the surface of the via halls is not uniform prior to and during application of the wet etching process, particles, such as a native oxide layer and polymer, are generated on the surface of the metal layer underlying the via halls. Accordingly, when the via plug is formed on the via halls, the tungsten is deposited with a lack of uniformity resulting in increased via resistance to; such increased resistance has a deleterious effect on subsequent processes culminating in the lowering of the electrical connecting characteristic of the semiconductor device.
Therefore, it is an object of the invention to provide a method of forming a via plug in a semiconductor device by which a fluorine particle and a native oxide layer formed on the surface of the metal layer underlying a via hole are removed and metal nuclei are formed on the surface of the metal layer. The metal layer between the metal nuclei is then exposed and etched by the wet etching method so as to increase the surface area of the adhesive contact area, thereby decreasing the via resistance while increasing the adhesive strength.
A method of forming a via plug according to the present invention in order to achieve the above object is comprised of the following steps:
A first metal layer is formed on a substrate and first, second and third insulating layers are sequentially deposited on the resulting substrate; the third insulating layer is then planarized;
A desired portion of the third, second and first insulating layer are etched using a contact mask until the first metal layer is exposed, thereby forming a via hole;
The via hole is pretreated by the dry etching method and then metal is selectively deposited on the surface of the first metal layer underlying the via hole using a metal depositing reactor, thereby forming metal nuclei;
The first metal layer exposed between the metal nuclei is etched so that a plurality of etching grooves is formed on the first metal layer.
For fuller understanding of the nature and objects of the invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings in which:
FIGS. 1A through 1E are cross sectional views illustrating steps forming a via hole in a semiconductor device according to the present invention.
Similar reference characters refer to similar parts throughout the several views of the drawings.
FIGS. 1A through 1E are cross sectional views illustrating steps forming a via hole in a semiconductor device according to the present invention.
Referring to FIG. 1A, a first metal layers 2 are initially formed on the substrate 1 in such a way so as to be isolated from each other. The first, second and third insulating layers 3, 4 and 5 are sequentially formed on the resulting substrate and then the third insulating layer 5 is planarized.
Referring to FIG. 1B, a desired portion of the first, second and third insulating layers 3, 4 and 5 situated on top of the first metal layers 2 are sequentially etched using the wet etching or dry etching method in order to connect to a second metal layer which will be formed in a later process, and thereby forming via holes 6 the aspect ratios of which are different from each other.
Referring to FIG. 1C, the via holes 6 are pretreated by the dry etching method in the RIE (Reactive Ion Etch) reactor during approximately one (1) minute using a NF3, SF6 or Ar sputter. Metal such as a tungsten(W), aluminum(Al), copper(Cu), molybdenum(Mo), titanium(Ti), cobalt(Co), or chromium(Cr) is then selectively deposited on the surface of the first metal layer 2 underlying the via holes 6 for a duration of approximately one (1) minute in the metal depositing reactor, thereby forming metal nuclei 7. The magnitude of the metal nuclei diameter is approximately 500 to 1000 Å. When the via holes 6 are pretreated, a fluorine particle compound and a native oxide layer is generated.
Referring to FIG. 1D, the first metal layer partially exposed between the metal nuclei 7 is etched by the wet etchant such as BOE (Buffered Oxide Etchant) in such a way that the metal nuclei 7 remains, and thereby forming a plurality of etching grooves 8 on the surface of the first metal layer 2. The wet etchant's etching selectivity is greater for the first metal layer 2 than it is for the metal nuclei 7.
As the wet etching method forms etching grooves 8 on the surface of the partially exposed metal layer, the contact area is increased and a fluorine particle compound, and native oxide layer are removed. As a result, when the via plug is formed on the via hole, the adhesive strength is increased while the via resistance is decreased.
Referring to FIG. 1E, a via plug 9 is formed on the via holes 6 using a LPCVD reactor, and then a second metal layer 10 is formed to connect with the via plug 9.
As described above, according to the present invention, metal nuclei are formed on the via hole and then etching grooves are formed on the partially exposed metal layer under the via hole to increase the area of contact for connection with the via plug. Accordingly, the removal of particles which contribute to the increased via resistance results in a decrease of via resistance and improves the adhesive strength thereof. As a result, the electrical connection characteristic of the semiconductor device is improved.
Although this invention has been described in its preferred embodiment with a certain degree of particularity, one skilled in the art would know that the preferred embodiment disclosed here is only an example and that the construction, combination and arrangement of its parts may be varied without departing from the spirit and the scope of the invention.
Claims (50)
1. A method of forming a via plug in a semiconductor device comprises;
forming a first metal layer on a substrate and sequentially depositing a first, second and third insulating layer on the resulting substrate and then planarizing said third insulating layer;
etching a desired portion of said third, second and first insulating layer using a contact mask until said first metal layer is exposed, thereby forming a via hole;
pretreating said via hole by the dry etching method and then, forming metal nuclei on the surface of said first metal layer at the bottom of said via hole;
etching said first metal layer exposed between said metal nuclei so that a plurality of etching grooves is formed on said first metal layer; and
forming a via plug on said via hole.
2. The method of claim 1 , wherein said first metal layer exposed between said metal nuclei is etched by the wet etchant which the etching selectivity of said first metal layer is greater than said that of said metal nuclei.
3. The method of claim 1 , wherein said via plug is formed in the LPCVD reactor.
4. The method of claim 1 , wherein the magnitude of each nuclei is 500 to 1000 Å.
5. The method of claim 1 , wherein said via hole is pretreated in the RIE reactor.
6. The method of claim 1 , wherein said via hole is pretreated by a NF3, SF6 or Ar sputter.
7. The method of claim 1 , wherein said etching grooves are formed using the buffered oxide etchant.
8. The method of claim 1 , wherein said metal nuclei are formed by tungsten.
9. The method of claim 1 , wherein said metal nuclei are formed by aluminum.
10. The method of claim 1 , wherein said metal nuclei are formed by copper.
11. The method of claim 1 , wherein said metal nuclei are formed by molybdenum.
12. The method of claim 1 , wherein said metal nuclei are formed by titanium.
13. The method of claim 1 , wherein said metal nuclei are formed by cobalt.
14. The method of claim 1 , wherein said metal nuclei are formed by chromium.
15. A semiconductor device comprising:
a substrate;
a conductive layer overlying the substrate;
an insulating layer overlying the conductive layer;
a via structure in the insulating layer, the via structure exposing a portion of the conductive layer;
a plurality of grooves, the plurality of grooves being on the conductive layer within the exposed portion of the conductive layer, the plurality of grooves configured to increase surface area of the conductive layer;
a plurality of conductive nuclei, the conductive nuclei being on the conductive layer and adjacent to the plurality of grooves; and
a plug layer overlying the exposed portion in the via structure.
16. The semiconductor device of claim 15 wherein the increased surface area reduces a via resistance.
17. The semiconductor device of claim 15 wherein the increased surface area increases an adhesive strength.
18. The via structure of claim 17 wherein the adhesive strength is that of the conductive layer.
19. The via structure of claim 17 wherein the adhesive strength is that of the plug layer.
20. The semiconductor device of claim 15 wherein the plurality of grooves are formed by a process including etching.
21. The semiconductor device of claim 20 wherein the etching process for forming the plurality of grooves includes a buffered oxide etching process.
22. The semiconductor device of claim 20 wherein the etching process for forming the plurality of grooves includes a wet etching process.
23. The semiconductor device of claim 15 wherein the insulating layer includes a first insulating layer overlying the conductive layer and a second insulating layer overlying the first insulating layer.
24. The semiconductor device of claim 23 wherein the insulating layer further includes a third insulating layer over the second insulating layer.
25. The semiconductor device of claim 24 wherein the third insulating layer is planarized.
26. The semiconductor device of claim 15 wherein the exposed portion of the conductive layer is pretreated by an etching method.
27. A semiconductor device comprising:
a substrate;
a conductive layer overlying the substrate;
an insulating layer overlying the conductive layer;
a via structure in the insulating layer, the via structure exposing a portion of the conductive layer;
a plurality of grooves, the plurality of grooves being on the conductive layer within the exposed portion of the conductive layer, the plurality of grooves configured to increase surface area of the conductive layer;
a plurality of metal nuclei, the metal nuclei being on the conductive layer; and
a plug layer overlying the exposed portion in the via structure.
28. The semiconductor device of claim 27 wherein the plurality of metal nuclei are formed by a process including deposition.
29. The semiconductor device of claim 27 wherein each of the plurality of metal nuclei has a magnitude of 500 to 1,000 Å.
30. The semiconductor device of claim 27 wherein the metal nuclei comprise material selected from a group consisting of tungsten, aluminum, copper, molybdenum, titanium, cobalt, and chromium.
31. The semiconductor device of claim 15 wherein the insulating layer is planarized.
32. A via plug in a semiconductor device comprising:
a substrate;
a conductive layer overlying the substrate;
an insulating layer overlying the conductive layer, the insulating layer including a first insulating layer overlying said conductive layer and a second insulating layer overlying said first insulating layer;
a via structure in the insulating layer, the via structure exposing a portion of the conductive layer;
a plurality of grooves, the plurality of grooves being on said conductive layer and within the exposed portion of the conductive layer, the plurality of grooves configured to increase surface area of the conductive layer, the plurality of grooves being formed by a process including etching;
a plurality of conductive nuclei, the conductive nuclei being on the conductive layer and adjacent to the plurality of grooves; and
a plug layer overlying the exposed portion in the via structure.
33. A semiconductor device comprising:
a substrate;
a conductive layer overlying the substrate;
an insulating layer overlying the conductive layer, the insulating layer including a first insulating layer overlying said conductive layer and a second insulating layer overlying said first insulating layer;
a via structure in the insulating layer, the via structure exposing a portion of the conductive layer;
a plurality of grooves, the plurality of grooves being on the conductive layer and within the exposed portion of the conductive layer, the plurality of grooves configured to increase surface area of the conductive layer;
a plurality of conductive nuclei, the conductive nuclei being on the conductive layer and adjacent to the plurality of grooves; and
a plug layer overlying the exposed portion in the via structure.
34. The semiconductor device of claim 33 wherein the plurality of grooves are formed by a process including etching.
35. The semiconductor device of claim 34 wherein the etching is wet etching.
36. The semiconductor device of claim 34 wherein the etching is an act including a buffered oxide etching process.
37. The semiconductor device of claim 33 wherein the increased surface area reduces a via resistance.
38. The semiconductor device of claim 33 wherein the increased surface area increases an adhesive strength.
39. The via structure of claim 38 wherein the adhesive strength is that of the conductive layer.
40. The via structure of claim 38 wherein the adhesive strength is that of the plug layer.
41. The semiconductor device of claim 33 wherein the exposed portion of the conductive layer is pretreated by an etching method.
42. The semiconductor device of claim 33 wherein the insulating layer further includes a third insulating layer over the second insulating layer.
43. A semiconductor device comprising:
a substrate;
a conductive layer overlying the substrate;
an insulating layer overlying the conductive layer, the insulating layer including a first insulating layer overlying said conductive layer and a second insulating layer overlying said first insulating layer;
a via structure in the insulating layer, the via structure exposing a portion of the conductive layer;
a plurality of grooves, the plurality of grooves being on the conductive layer within the exposed portion of the conductive layer, the plurality of grooves configured to increase surface area of the conductive layer;
a plurality of metal nuclei, the metal nuclei being on the conductive layer; and
a plug layer overlying the exposed portion in the via structure.
44. The semiconductor device of claim 43 wherein the metal nuclei are formed by a process including deposition.
45. The semiconductor device of claim 33 wherein the insulating layer is planarized.
46. The semiconductor device of claim 15 wherein the conductive layer comprises a metal.
47. The semiconductor device of claim 33 wherein the conductive layer comprises a metal.
48. The semiconductor device of claim 43 wherein the metal nuclei comprise material selected from the group consisting of tungsten, aluminum, copper, molybdenum, titanium, cobalt, and chromium.
49. The semiconductor device of claim 43 wherein each of the plurality of metal nuclei has a magnitude of 500 to 1,000 Å.
50. A via plug in a semiconductor device comprising:
a substrate;
a conductive layer overlying the substrate;
an insulating layer overlying the conductive layer, the insulating layer including a first insulating layer overlying said conductive layer and a second insulating layer overlying said first insulating layer;
a via structure in the insulating layer, the via structure exposing a portion of the conductive layer;
a plurality of grooves, the plurality of grooves being on the conductive layer and within the exposed portion of the conductive layer, the plurality of grooves configured to increase surface area of the conductive layer, the plurality of grooves being formed by a process including etching;
a plurality of metal nuclei, the metal nuclei being on the conductive layer; and
a plug layer overlying the exposed portion in the via structure.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/293,207 USRE38383E1 (en) | 1993-09-15 | 1999-04-16 | Method for forming a via plug in a semiconductor device |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019930018525A KR100188645B1 (en) | 1993-09-15 | 1993-09-15 | Via plug forming method of semiconductor device |
| KR93-18525 | 1993-09-15 | ||
| US08/305,306 US5409861A (en) | 1993-09-15 | 1994-09-15 | Method of forming a via plug in a semiconductor device |
| US08/734,784 USRE36475E (en) | 1993-09-15 | 1996-10-15 | Method of forming a via plug in a semiconductor device |
| US09/293,207 USRE38383E1 (en) | 1993-09-15 | 1999-04-16 | Method for forming a via plug in a semiconductor device |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/305,306 Reissue US5409861A (en) | 1993-09-15 | 1994-09-15 | Method of forming a via plug in a semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| USRE38383E1 true USRE38383E1 (en) | 2004-01-13 |
Family
ID=27348999
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/734,784 Expired - Lifetime USRE36475E (en) | 1993-09-15 | 1996-10-15 | Method of forming a via plug in a semiconductor device |
| US09/293,207 Expired - Lifetime USRE38383E1 (en) | 1993-09-15 | 1999-04-16 | Method for forming a via plug in a semiconductor device |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/734,784 Expired - Lifetime USRE36475E (en) | 1993-09-15 | 1996-10-15 | Method of forming a via plug in a semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| US (2) | USRE36475E (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180053721A1 (en) * | 2016-08-18 | 2018-02-22 | International Business Machines Corporation | Multi-level metallization interconnect structure |
| US11271074B2 (en) * | 2018-04-18 | 2022-03-08 | Murata Manufacturing Co., Ltd. | Capacitor and method for manufacturing the same |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| USRE36475E (en) * | 1993-09-15 | 1999-12-28 | Hyundai Electronics Industries Co., Ltd. | Method of forming a via plug in a semiconductor device |
| JPH09116009A (en) * | 1995-10-23 | 1997-05-02 | Sony Corp | Forming method for connecting hole |
| JPH1140665A (en) * | 1997-07-18 | 1999-02-12 | Nec Corp | Semiconductor integrated circuit and its manufacturing method |
| DE10129670A1 (en) * | 2001-06-20 | 2003-01-09 | Bosch Gmbh Robert | Process for the production of a material library |
Citations (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5764927A (en) | 1980-10-08 | 1982-04-20 | Toshiba Corp | Manufacture of semiconductor device |
| GB2135123A (en) | 1983-02-10 | 1984-08-22 | Rca Corp | Multi-level metallizatien structure for semiconductor device and method of making same |
| EP0168828A2 (en) | 1984-07-18 | 1986-01-22 | Hitachi, Ltd. | Method for manufacturing a semiconductor device having wiring layers |
| JPS6261323A (en) | 1985-09-11 | 1987-03-18 | Toshiba Corp | Formation of ohmic contact |
| EP0216017A2 (en) | 1985-06-06 | 1987-04-01 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device including forming a multi-level interconnection layer |
| JPS62156820A (en) | 1985-12-28 | 1987-07-11 | Sharp Corp | Manufacture of semiconductor element |
| EP0255911A2 (en) | 1986-08-05 | 1988-02-17 | International Business Machines Corporation | Metal-dielectric-metal layer structure with low resistance via connections |
| EP0300414A1 (en) | 1987-07-20 | 1989-01-25 | Nippon Telegraph And Telephone Corporation | Method of connecting wirings through connection hole |
| JPH0456237A (en) | 1990-06-25 | 1992-02-24 | Matsushita Electron Corp | Semiconductor device |
| JPH04196343A (en) | 1990-11-28 | 1992-07-16 | Hitachi Ltd | Method for filling fine hole with metal film |
| JPH04216548A (en) | 1990-12-18 | 1992-08-06 | Mitsubishi Electric Corp | Photomask |
| EP0500456A1 (en) | 1991-02-19 | 1992-08-26 | Fujitsu Limited | Projection exposure method and an optical mask for use in projection exposure |
| GB2253938A (en) | 1991-03-20 | 1992-09-23 | Samsung Electronics Co Ltd | Interconnection structure in semiconductor device and the method thereof |
| US5198389A (en) * | 1991-02-12 | 1993-03-30 | U.S. Philips Corp. | Method of metallizing contact holes in a semiconductor device |
| US5232872A (en) | 1989-05-09 | 1993-08-03 | Fujitsu Limited | Method for manufacturing semiconductor device |
| JPH05259110A (en) | 1992-03-12 | 1993-10-08 | Sony Corp | Formation method of metal plug in semiconductor device |
| US5270256A (en) | 1991-11-27 | 1993-12-14 | Intel Corporation | Method of forming a guard wall to reduce delamination effects |
| US5320979A (en) | 1987-07-20 | 1994-06-14 | Nippon Telegraph And Telephone Corporation | Method of connecting wirings through connection hole |
| US5394012A (en) * | 1992-10-22 | 1995-02-28 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and manufacturing method of the same |
| USRE36475E (en) * | 1993-09-15 | 1999-12-28 | Hyundai Electronics Industries Co., Ltd. | Method of forming a via plug in a semiconductor device |
-
1996
- 1996-10-15 US US08/734,784 patent/USRE36475E/en not_active Expired - Lifetime
-
1999
- 1999-04-16 US US09/293,207 patent/USRE38383E1/en not_active Expired - Lifetime
Patent Citations (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5764927A (en) | 1980-10-08 | 1982-04-20 | Toshiba Corp | Manufacture of semiconductor device |
| GB2135123A (en) | 1983-02-10 | 1984-08-22 | Rca Corp | Multi-level metallizatien structure for semiconductor device and method of making same |
| EP0168828A2 (en) | 1984-07-18 | 1986-01-22 | Hitachi, Ltd. | Method for manufacturing a semiconductor device having wiring layers |
| EP0216017A2 (en) | 1985-06-06 | 1987-04-01 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device including forming a multi-level interconnection layer |
| JPS6261323A (en) | 1985-09-11 | 1987-03-18 | Toshiba Corp | Formation of ohmic contact |
| JPS62156820A (en) | 1985-12-28 | 1987-07-11 | Sharp Corp | Manufacture of semiconductor element |
| EP0255911A2 (en) | 1986-08-05 | 1988-02-17 | International Business Machines Corporation | Metal-dielectric-metal layer structure with low resistance via connections |
| EP0300414A1 (en) | 1987-07-20 | 1989-01-25 | Nippon Telegraph And Telephone Corporation | Method of connecting wirings through connection hole |
| US5320979A (en) | 1987-07-20 | 1994-06-14 | Nippon Telegraph And Telephone Corporation | Method of connecting wirings through connection hole |
| US5232872A (en) | 1989-05-09 | 1993-08-03 | Fujitsu Limited | Method for manufacturing semiconductor device |
| JPH0456237A (en) | 1990-06-25 | 1992-02-24 | Matsushita Electron Corp | Semiconductor device |
| JPH04196343A (en) | 1990-11-28 | 1992-07-16 | Hitachi Ltd | Method for filling fine hole with metal film |
| JPH04216548A (en) | 1990-12-18 | 1992-08-06 | Mitsubishi Electric Corp | Photomask |
| US5198389A (en) * | 1991-02-12 | 1993-03-30 | U.S. Philips Corp. | Method of metallizing contact holes in a semiconductor device |
| EP0500456A1 (en) | 1991-02-19 | 1992-08-26 | Fujitsu Limited | Projection exposure method and an optical mask for use in projection exposure |
| GB2253938A (en) | 1991-03-20 | 1992-09-23 | Samsung Electronics Co Ltd | Interconnection structure in semiconductor device and the method thereof |
| US5270256A (en) | 1991-11-27 | 1993-12-14 | Intel Corporation | Method of forming a guard wall to reduce delamination effects |
| JPH05259110A (en) | 1992-03-12 | 1993-10-08 | Sony Corp | Formation method of metal plug in semiconductor device |
| US5394012A (en) * | 1992-10-22 | 1995-02-28 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and manufacturing method of the same |
| USRE36475E (en) * | 1993-09-15 | 1999-12-28 | Hyundai Electronics Industries Co., Ltd. | Method of forming a via plug in a semiconductor device |
Non-Patent Citations (4)
| Title |
|---|
| Chen, F.S., et al., "Advanced Triple Level Metal Interconnection for 0.6mum/5 V High Density/High Performance ASIC Technolgy," VMIC Conference (Jun. 8-9, 1993). |
| Chen, F.S., et al., "Advanced Triple Level Metal Interconnection for 0.6μm/5 V High Density/High Performance ASIC Technolgy," VMIC Conference (Jun. 8-9, 1993). |
| Panabiere et al., "Concept and Processing of Buring Photomasks," Revue de Physique Applique, vol. 25, No. 8, pp. 859-865, Aug. 1, 1990. |
| Patent Abstracts of Japan, vol. 011, No. 249, Aug. 13, 1987. |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180053721A1 (en) * | 2016-08-18 | 2018-02-22 | International Business Machines Corporation | Multi-level metallization interconnect structure |
| US9935051B2 (en) * | 2016-08-18 | 2018-04-03 | International Business Machines Corporation | Multi-level metallization interconnect structure |
| US20180204800A1 (en) * | 2016-08-18 | 2018-07-19 | International Business Machines Corporation | Multi-level metallization interconnect structure |
| US10269710B2 (en) * | 2016-08-18 | 2019-04-23 | International Business Machines Corporation | Multi-level metallization interconnect structure |
| US11271074B2 (en) * | 2018-04-18 | 2022-03-08 | Murata Manufacturing Co., Ltd. | Capacitor and method for manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| USRE36475E (en) | 1999-12-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69333604T2 (en) | PVD and DVD formed refractory metal covered metal traces and low resistivity through holes | |
| US5753967A (en) | Damascene process for reduced feature size | |
| US4035276A (en) | Making coplanar layers of thin films | |
| US5409861A (en) | Method of forming a via plug in a semiconductor device | |
| JPH10284603A (en) | Continuous highly conductive metal wiring and manufacture therefor | |
| US6140220A (en) | Dual damascene process and structure with dielectric barrier layer | |
| US5960314A (en) | Semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally conductive node and an elevationally outer electrically conductive node | |
| US5591673A (en) | Tungsten stud process for stacked via applications | |
| DE10261466A1 (en) | Process for producing a conductive barrier layer with improved adhesive and resistance properties | |
| US6329281B1 (en) | Methods for fabricating a multilevel interconnection for an integrated circuit device utilizing a selective overlayer | |
| US5663102A (en) | Method for forming multi-layered metal wiring semiconductor element using cmp or etch back | |
| US6054384A (en) | Use of hard masks during etching of openings in integrated circuits for high etch selectivity | |
| USRE38383E1 (en) | Method for forming a via plug in a semiconductor device | |
| GB2260643A (en) | Method for interconnecting layers in a semiconductor device | |
| JPH06291084A (en) | Semiconductor device and preparation of tungsten in semiconductor device | |
| US6022800A (en) | Method of forming barrier layer for tungsten plugs in interlayer dielectrics | |
| US6667217B1 (en) | Method of fabricating a damascene copper inductor structure using a sub-0.18 um CMOS process | |
| US6831007B2 (en) | Method for forming metal line of Al/Cu structure | |
| CN1094253C (en) | Method for fabricating metal wire of semiconductor device | |
| US6380070B1 (en) | Semiconductor device having a dual damascene interconnect structure and method for manufacturing same | |
| US4797375A (en) | Fabrication of metal interconnect for semiconductor device | |
| JP2768294B2 (en) | Method for manufacturing semiconductor device | |
| US5599737A (en) | Conductive runner fabrication | |
| US7226854B2 (en) | Methods of forming metal lines in semiconductor devices | |
| KR100188645B1 (en) | Via plug forming method of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| REMI | Maintenance fee reminder mailed |