USRE40114E1 - Tungsten silicide (WSIX) deposition process for semiconductor manufacture - Google Patents

Tungsten silicide (WSIX) deposition process for semiconductor manufacture Download PDF

Info

Publication number
USRE40114E1
USRE40114E1 US09/023,146 US2314698A USRE40114E US RE40114 E1 USRE40114 E1 US RE40114E1 US 2314698 A US2314698 A US 2314698A US RE40114 E USRE40114 E US RE40114E
Authority
US
United States
Prior art keywords
tungsten silicide
recited
cvd
depositing
gas
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/023,146
Inventor
Gurtej S. Sandhu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US09/023,146 priority Critical patent/USRE40114E1/en
Application granted granted Critical
Publication of USRE40114E1 publication Critical patent/USRE40114E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
    • H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
    • H01L21/28061—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/019—Contacts of silicides
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/027—Dichlorosilane
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/147—Silicides
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/903—Catalyst aided deposition
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/935—Gas flow control

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A semiconductor manufacturing process for depositing a tungsten silicide film on a substrate includes deposition of a tungsten silicide nucleation layer on the substrate using a (CVD) process with a silane source gas followed by deposition of the tungsten silicide film with a dichlorosilane source gas. This two step process allows dichlorosilane to be used as a silicon source gas for depositing a tungsten silicide film at a lower temperature than would otherwise by possible and without plasma enhancement. Tungsten silicide films deposited by this process are characterized by low impurities, good step coverage, and low stress with the silicon substrate.

Description

TECHNICAL FIELD
This invention relates to semiconductor manufacture and more particularly to a novel process for the deposition of tungsten silicide (WSix) films.
BACKGROUND OF THE INVENTION
Refractory metals and their silicides are often used in semiconductor manufacture. One silicide that is of particular interest in the formation of MOS and CMOS integrated circuits is tungsten silicide. Tungsten silicide, generally in the form of (WSi2), can be used in the formation of integrated circuits as an intermediate, barrier, or conducting film. Tungsten silicide can also be used with polysilicon as a polycide-gate in transistor formation. Among the useful properties of tungsten silicide are its low bulk resistance and low stress.
In the formation of a tungsten silicide film, the film quality and step coverage provided by the deposited film greatly influences the completed semiconductor devices. This is because poor step coverage and an irregular surface topography generated by multi-layer processes causes serious difficulties for subsequent processing steps such as lithography, deposition, and etching. Poor step coverage and high stress may also degrade device reliability by causing stress induced cracking. Moreover, impurities in the deposited film may degrade device reliability and cause metal migration.
Chemical vapor deposition (CVD) is typically utilized in the deposition of tungsten silicide. In general (CVD) is favored because the deposited film has lower impurities and better step coverage than a sputtered film. In such a (CVD) system the reaction chemistry is typically based on the reaction of a silicon source gas, such as silane (SiH4), with a reactant gas, such as tungsten hexaflouride (WF6). One advantage of a (CVD) deposition process of tungsten silicide using this reaction chemistry is that because of the high reactivity of silane (SiH4) and tungsten hexaflouride (WF6), relatively low process temperatures can be utilized. These deposition temperatures are typically in the range of 250°-400° C. A disadvantage of a (CVD) deposition process of tungsten silicide using this reaction chemistry is the very high levels of fluorine impurities in the deposited film. In addition, step coverage may be poor.
In order to provide a tungsten silicide film having a lower impurity content and a better step coverage, a (CVD) reaction chemistry using higher order silanes such as dislane dichlorosilane and trislane have been proposed. U.S. Pat. Nos. 4,684,542 to Jasinski et al. and U.S. Pat. No. 4,966,869 to Hillman et al. disclose such processes.
Such a process is also disclosed in the technical report entitled, “Properties of WSix using dichlorosilane in a single-wafer system” reported in the J. Vac. Sci. Technol. B 6(6), Nov/Dec 1988. This process was carried out in a (CVD) cold-wall reactor using a reaction of tungsten hexafluoride (WF6) and dichlorosilane (SiH2Cl2) gases.
In this prior art process plasma enhancement of the process gases using radio frequency-induced glow discharge, was required to obtain the thermal deposition. The resultant film was characterized by a much lower fluorine concentration than films deposited with a conventional WF6/SiH4 chemistry. In addition, films deposited with a dichlorosilane source gas are characterized by excellent step coverage.
Although this process allowed the tungsten silicide film to be deposited at relatively low process temperature (450°-650° C.), the requirement of plasma enhancement for thermal deposition tended to complicate the procedure. Such a complicated procedure may not be entirely suitable for large scale semiconductor manufacture. In addition plasma can cause degradation of devices due to radiation induced damage.
There is then a need in the art for a process suitable for large scale semiconductor manufacture for forming high quality tungsten silicide films at relatively low process temperatures. Accordingly, it is an object of the present invention to provide a process for depositing tungsten silicide at a relatively low process temperature. It is another object of the present invention to provide a process for depositing a tungsten silicide film using dichlorosilane as a silicon source gas such that a high quality film having low impurities, low stress, and good step coverage is provided. It is yet another object of the present invention to provide a process for depositing a high quality tungsten silicide film that is adaptable to large scale semiconductor manufacture.
SUMMARY OF THE INVENTION
In accordance with the present invention a novel process for depositing a tungsten silicide film is provided. The process of the invention, simply stated, includes the steps of; depositing a tungsten silicide nucleation layer on a substrate using silane as a silicon gas source and then switching to dichlorosilane as the silicon gas source to complete deposition of the tungsten silicide film. This two step process permits the dichlorosilane silicon source gas to react with a reactant gas at a relatively low temperature. In addition, this process can be performed in a cold wall (CVD) system without the need for plasma enhancement of the reactant gases. The reactant gas is preferably tungsten hexaflouride mixed with inert carrier gases.
Other objects, advantages and capabilities of the present invention will become more apparent as the description proceeds.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a flow diagram illustrating the basic steps of a process for depositing a tungsten silicide film in accordance with the process of the invention; and
FIG. 2 is a schematic diagram of an apparatus for carrying out the process of the invention.
 DESCRIPTION OF PREFERRED EMBODIMENTS
With reference to FIG. 1, the process of the invention is shown and broadly stated, comprises, a method for depositing a tungsten silicide (WSix) film on a substrate that includes the steps of:
depositing a nucleation layer of tungsten silicide (WSix) on a substrate using a (CVD) process with silane (SiH4) as a silicon source gas and tungsten hexafluoride (WF6), as a reactant gas, step 10; and
depositing a tungsten silicide (WSix) film on the nucleation layer using a (CVD) process with dichlorosilane (SiH2Cl2) as a silicon source gas, step 12.
This process permits a high quality tungsten silicide (WSix) film to be deposited at relatively low temperatures in a cold walled (CVD) reaction chamber. Furthermore, the process can be carried out without a plasma enhancement of the (CVD) process.
Referring now to FIG. 2 a cold wall (CVD) system 14 suitable for carrying out the method of the invention is shown. The cold wall (CVD) system 14 includes a reaction chamber 16 wherein a plurality of silicon wafers 18 may be located on a graphite boat 20. The graphite boat 20 is heated to a desired temperature by halogen lamps 21. The cold wall (CVD) system also includes a premix chamber 22 wherein the reactant and source gases are mixed prior to being directed through a shower head 24 into the reaction chamber 16. The cold wall (CVD) system 14 may also include pressure control means in the form of a pressure sensor 26, a pressure switch 28, an air operated vacuum valve 30, and a pressure control valve 32. In addition, reactant gases given off by the chemical reactions in the process chamber 16 are drawn by a roots blower 34 into a particulate filter 36 and to the atmosphere.
A supply of carrier gases 38 are coupled through suitable valving to the premix chamber 22. The carrier gases may include Argon, Nitrogen, and Helium or other suitable inert gases. A supply of a tungsten hexaflouride (WF6) reactant gas 38 is also coupled to the premix chamber through suitable valving. A silicon source gas in the form of a silane (SiH4) source gas 42 or dichlorosilane (SiH2Cl2) source gas 44 are also coupled to the premix chamber 22 through suitable valving.
With this arrangement the inert carrier gases (Ar, N2, He), and the reactant gas (WF6) can be combined in the premix chamber 22 with the desired silicon source gas. This silicon source gas will initially be silane (SiH4). This can be used to produce an initial nucleation layer of tungsten silicide (WSix) on the substrate. Following formation of the nucleation layer, the source gas is switched and dichlorosilane (SiH2Cl2) is used as the silicon source gas for deposition of the remainder of the tungsten silicide (WSix) film. The flow rate of the carrier gases (Ar, N2, He) may be as great as five to ten times the flow rate of the silicon source gas (either silane or dichlorosilane). The flow rate of the silicon source gas (either silane or dichlorosilane) in turn may be about 50-100 times the flow rate of the reactant gas.
During the process of the invention, the pre-mixture gas combination (silicon source, reactant and carrier gases) is directed from the premix chamber 22 through the shower head 24 and into the reaction chamber 16. As these gases intermix inside the reaction chamber 16, they begin to react and deposit a uniform film of tungsten silicide (WSix) upon the heated surface of the silicon wafers 18. The pressure control components 26, 28 and 30 can be utilized to monitor and maintain a desired pressure during the process. The flowrates of the gases (silicon source, reactant and carrier) can also be controlled to achieve the desired reaction and film quality.
Using this arrangement it is desirable to initially deposit a nucleation layer of tungsten silicide (WSix) on the silicon wafers 18 using a silane (SiH4) silicon source for a relatively short time such that a thin or discontinuous nucleation layer is formed on the surface of the silicon wafers 18. By way of example and not limitation, at a temperature of about 450° C. and with a silane flow rate of about 400 sccm, this nucleation layer is deposited in about 1-25 seconds. This requires a flow of reactant gas (WF6) of about 4 sccm and a flow of inert gases (Ar, N2, He) of about 2800 sccm. Following deposition of the nucleation layer the silicon source gas may be switched abruptly or gradually to dichlorosilane and the tungsten silicide film can be deposited to the desired thickness using the dichlorosilane as the source gas. As an example this thickness may be in the range of about 1000 to 3000 Å.
A temperature of the silicon wafers 18 during both steps of the deposition process (i.e. nucleation and deposition) will be on the order of about 450° C. or less and may be in the range of 200° C. to 500° C. This is lower than prior art deposition processes using dichlorosilane (SiH2Cl2) as a silicon gas source. This is because the initially deposited nucleation layer deposited with a silane silicon gas source can be performed at a relatively low temperature and allows the subsequent deposition process with the dichlorosilane sourse gas to also proceed at the lower temperature. In addition, with the nucleation layer deposited with a silane source gas there is no need to plasma enhance the (CVD) process.
The resultant film deposited with a dichlorosilane (SiH2Cl2) silicon gas source is characterized by a low impurity content and by a low stress with the silicon substrate. Moreover, the resultant tungsten silicide (WSix) film is characterized by a high quality step coverage. This permits the process to be utilized for high density applications such as in the conformal deposition of tungsten silicide (WSix) between closely spaced structures.
It is to be understood that although the present invention has been described with reference to a preferred embodiment, various modifications known to those skilled in the art, may be made to the process steps presented herein without departing from the invention as recited in the following claims.

Claims (47)

1. A process for depositing a tungsten silicide film on a substrate comprising:
depositing a nucleation layer of tungsten silicide (WSix) on the substrate using a (CVD) process with a silane (SiH4) silicon source gas and a reactant gas; and depositing a film of tungsten silicide (WSix) on the nucleation layer using a (CVD) process by switching to dichlorosilane (SiH2Cl2) as a silicon source gas such that the dichlorosilane gas reacts with the reactant gas to form the tungsten silicide film at a temperature of less than about 500° C.
2. The process as recited in claim 1 and wherein:
a reactant gas for reaction with the silane and the dichlorosilane is tungsten hexaflouride hexafluoride (WF6).
3. The process as recited in claim 2 and wherein 1 further including:
the (CVD) process is carriedcarrying out each of the (CVD) processes in a cold wall (CVD) reaction chamber.
4. The process as recited in claim 3 and wherein 1 further including:
the (CVD) process is carriedcarrying out each of the (CVD) processes at a temperature of about 400° C. or less.
5. The process as recited in claim 4 1 and wherein:
the nucleation layer is formed with discontinuities or to a very thin thickness on the substrate.
6. The process as recited in claim 5 and wherein 1 further including:
a premix chamber is used to mixmixing the silane or dichlorosilane silicon source gas, the reactant gas and a carrier gas in a premix chamber.
7. The process as recited in claim 6 and wherein:
a flow rate of the carrier gas is about five to ten times a flow rate of the silane or dichlorosilane silicon source gas.
8. A semiconductor manufacturing process for depositing a tungsten silicide film on a substrate comprising:
depositing a thin or discontinuous nucleation layer of tungsten silicide (WSix) on the substrate using a (CVD) process and reacting a silane (SiH4) silicon source gas with a reactant gas in a CVD system having a premix chamber for combining the silicon source gas and the reactant gas; and
depositing a film of tungsten silicide (WSix) on the nucleation layer using a (CVD) process by switching to dichlorosilane (SiH2Cl2) as a silicon source gas such that the dichlorosilane gas reacts with the reactant gas to form the tungsten silicide film at a temperature of less than about 500° C.
9. The semiconductor manufacturing process as recited in claim 8 and wherein:
the reactant gas is tungsten hexafluoride (WF6).
10. The semiconductor manufacturing process as recited in claim 9 and wherein 8 further including:
the (CVD) process is performedperforming each of the (CVD) processes in a cold wall (CVD) system.
11. The semiconductor manufacturing process as recited in claim 10 and wherein:
the cold wall (CVD) system includes the premix chamber, a reaction chamber, a graphite boat for holding a plurality of silicon wafers, and means for heating the silicon wafers.
12. The semiconductor manufacturing process as recited in claim 11 8 and wherein:
the substrate is silicon wafers and the wafers are heated to a temperature of between 200° to 500° C.
13. The semiconductor manufacturing process as recited in claim 12 8 and wherein:
deposition of the nucleation layer occurs in about 1 to about 25 seconds.
14. The semiconductor manufacturing process as recited in claim 13 8 and wherein:
a carrier gas includes a mixture of Argon, Nitrogen, and Helium.
15. The semiconductor manufacturing process as recited in claim 14 and wherein:
a flow rate of the silane silicon source gas is about 400 sccm;
a flow rate of the reactant gas is about 4 sccm; and
a flow rate of the carrier gas is about 2800 sccm.
16. The semiconductor manufacturing process as recited in claim 1 and wherein:
said depositing said nucleation layer of tungsten silicide and said depositing said film of tungsten silicide occur at a substantially equivalent temperature.
17. The semiconductor manufacturing process as recited in claim 8 and wherein:
said depositing said thin or discontinuous layer of tungsten silicide and said depositing said film of tungsten silicide occur at a substantially equivalent temperature.
18. A process for depositing a tungsten silicide film on a substrate using a (CVD) process, comprising:
introducing said substrate into a reaction chamber of said (CVD) process;
depositing a tungsten silicide nucleation layer on said substrate by introducing a silane silicon source gas and a reactant gas into said reaction chamber such that said silane silicon source gas reacts with said reactant gas to form the tungsten silicide nucleation layer; and
depositing a film of tungsten silicide on said nucleation layer of tungsten silicide by switching said silane silicon source gas to a dichlorosilane silicon source gas such that the dichlorosilane silicon source gas reacts with the reactant gas to form the tungsten silicide film, said switching said silane silicon source gas to said dichlorosilane silicon source gas occurring without interrupting said (CVD) process, wherein said depositing said tungsten silicide nucleation layer and said depositing said film of tungsten silicide occur at a substantially equivalent temperature.
19. The process as recited in claim 18 further including:
introducing tungsten hexafluoride (WF 6) as a reactant gas for reaction with the silane silicon source gas and the dichlorosilane silicon source gas.
20. The process as recited in claim 18 further including:
carrying out the deposition of said tungsten silicide nucleation layer and said tungsten silicide film in a cold wall (CVD) reaction chamber.
21. The process as recited in claim 18 further including:
carrying out the deposition of said tungsten silicide nucleation layer and said tungsten silicide film at a temperature of about 400° C. or less.
22. The process as recited in claim 18 further including:
mixing the silane silicon source gas or dichlorosilane silicon source gas, the reactant gas, and a carrier gas in a premix chamber.
23. The process as recited in claim 22 wherein:
a flow rate of the carrier gas is about five to ten times a flow rate of said silane silicon source gas or said dichlorosilane silicon source gas.
24. A semiconductor manufacturing process for depositing a tungsten silicide film on a substrate comprising:
depositing a discontinuous nucleation layer of tungsten silicide on the substrate using a (CVD) process and reacting a silane (SiH 4) silicon source gas with a reactant gas in a CVD system having a premix chamber for combining the silicon source gas and the reactant gas; and
depositing a film of tungsten silicide on the discontinuous nucleation layer using a (CVD) process by switching to dichlorosilane (SiH 2 Cl 2) as a silicon source gas such that the dichlorosilane gas reacts with the reactant gas to form the tungsten silicide film.
25. The semiconductor manufacturing process as recited in claim 24 and wherein:
said depositing said discontinous nucleation layer of tungsten silicide and said depositing said film of tungsten silicide occur at a substantially equivalent temperature.
26. The semiconductor manufacturing process as recited in claim 24 further including:
introducing tungsten hexafluoride (WF 6) as the reactant gas.
27. The semiconductor manufacturing process as recited in claim 24 further including:
performing each of the (CVD) processes in a cold wall (CVD) system.
28. The semiconductor manufacturing process as recited in claim 27 wherein:
the cold wall (CVD) system includes the premix chamber, a reaction chamber, a graphite boat for holding a plurality of silicon wafers, and means for heating the silicon wafers.
29. The semiconductor manufacturing process as recited in claim 24 wherein:
heating the substrate to a temperature of between about 200° and 500° C., and wherein said substrate comprises a silicon wafer.
30. The semiconductor manufacturing process as recited in claim 24 further including:
depositing of the discontinuous nucleation layer for a timespan between about 1 and 25 seconds.
31. The semiconductor manufacturing process as recited in claim 24 further including:
a carrier gas comprising a mixture of Argon, Nitrogen, and Helium.
32. The semiconductor manufacturing process as recited in claim 31 further including:
introducing the silane silicon source gas at about 400 sccm;
introducing the reactant gas at about 4 sccm; and
introducing a carrier gas at about 2800 sccm.
33. A process for depositing a tungsten silicide film on a substrate consisting essentially of:
depositing a discontinuous nucleation layer of tungsten silicide on the substrate using a (CVD) process with a silane (SiH 4) silicon source gas and a reactant gas;
depositing a film of tungsten silicide on the discontinuous nucleation layer using a (CVD) process by switching to dichlorosilane (SiH 2 Cl 2) as a silicon source gas such that the dichlorosilane gas reacts with the reactant gas to form the tungsten silicide film; and
wherein said depositing said discontinuous nucleation layer of tungsten silicide and said depositing said film of tungsten silicide occur at a substantially equivalent temperature.
34. The process as recited in claim 33 further including:
introducing tungsten hexafluoride (WF 6) as a reactant gas for reaction with the silane and the dichlorosilane.
35. The process as recited in claim 33 further including:
carrying out each of the (CVD) processes in cold wall (CVD) reaction chamber.
36. The process as recited in claim 33 further including:
carrying out each of the (CVD) processes at a temperature of about 400° C. or less.
37. The process as recited in claim 33 further including:
mixing the silane or dichlorosilane silicon source gas, the reactant gas and a carrier gas in a premix chamber.
38. The process as recited in claim 37 wherein:
a flow rate of the carrier gas is about five to ten times a flow rate of the silane or dichlorosilane silicon source gas.
39. A semiconductor manufacturing process for depositing a tungsten silicide film on a substrate consisting essentially of:
depositing a discontinuous nucleation layer of tungsten silicide on the substrate using a (CVD) process and reacting a silane (SiH 4) silicon source gas with a reactant gas in a CVD system having a premix chamber for combining the silicon source gas and the reactant gas; and
depositing a film of tungsten silicide on the discontinuous nucleation layer using a (CVD) process by switching to dichlorosilane (SiH 2 Cl 2) as a silicon source gas such that the dichlorosilane gas reacts with the reactant gas to form the tungsten silicide film.
40. The semiconductor manufacturing process as recited in claim 39 and wherein:
said depositing said discontinuous nucleation layer of tungsten silicide and said depositing said film of tungsten silicide occur at a substantially equivalent temperature.
41. The semiconductor manufacturing process as recited in claim 39 further including:
introducing tungsten hexafluoride (WF 6) as the reactant gas.
42. The semiconductor manufacturing process as recited in claim 39 further including:
performing each of the (CVD) processes in a cold wall (CVD) system.
43. The semiconductor manufacturing process as recited in claim 42 wherein:
the cold wall (CVD) system includes the premix chamber, a reaction chamber, a graphite boat for holding a plurality of silicon wafers, and means for heating the silicon wafers.
44. The semiconductor manufacturing process as recited in claim 39 wherein:
heating the substrate to a temperature of between about 200° and 500° C., and wherein said substrate comprises a silicon wafer.
45. The semiconductor manufacturing process as recited in claim 39 further including:
depositing of the discontinuous nucleation layer for a timespan between about 1 and 25 seconds.
46. The semiconductor manufacturing process as recited in claim 39 further including:
a carrier gas comprising a mixture of Argon, Nitrogen, and Helium.
47. The semiconductor manufacturing process as recited in claim 46 further including:
introducing the silane silicon source gas at about 400 sccm;
introducing the reactant gas at about 4 sccm; and
introducing a carrier gas at about 2800 sccm.
US09/023,146 1992-01-15 1998-02-12 Tungsten silicide (WSIX) deposition process for semiconductor manufacture Expired - Lifetime USRE40114E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/023,146 USRE40114E1 (en) 1992-01-15 1998-02-12 Tungsten silicide (WSIX) deposition process for semiconductor manufacture

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/821,188 US5231056A (en) 1992-01-15 1992-01-15 Tungsten silicide (WSix) deposition process for semiconductor manufacture
US09/023,146 USRE40114E1 (en) 1992-01-15 1998-02-12 Tungsten silicide (WSIX) deposition process for semiconductor manufacture

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US07/821,188 Reissue US5231056A (en) 1992-01-15 1992-01-15 Tungsten silicide (WSix) deposition process for semiconductor manufacture

Publications (1)

Publication Number Publication Date
USRE40114E1 true USRE40114E1 (en) 2008-02-26

Family

ID=25232752

Family Applications (2)

Application Number Title Priority Date Filing Date
US07/821,188 Ceased US5231056A (en) 1992-01-15 1992-01-15 Tungsten silicide (WSix) deposition process for semiconductor manufacture
US09/023,146 Expired - Lifetime USRE40114E1 (en) 1992-01-15 1998-02-12 Tungsten silicide (WSIX) deposition process for semiconductor manufacture

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US07/821,188 Ceased US5231056A (en) 1992-01-15 1992-01-15 Tungsten silicide (WSix) deposition process for semiconductor manufacture

Country Status (1)

Country Link
US (2) US5231056A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100167527A1 (en) * 2008-12-31 2010-07-01 Applied Materials, Inc. Method of depositing tungsten film with reduced resistivity and improved surface morphology
US11174551B2 (en) 2016-06-06 2021-11-16 Applied Materials, Inc. Methods for depositing tungsten on halosilane based metal silicide nucleation layers

Families Citing this family (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5558910A (en) * 1992-12-22 1996-09-24 Applied Materials, Inc. Uniform tungsten silicide films produced by chemical vapor deposition
US5997950A (en) * 1992-12-22 1999-12-07 Applied Materials, Inc. Substrate having uniform tungsten silicide film and method of manufacture
US5652180A (en) * 1993-06-28 1997-07-29 Kawasaki Steel Corporation Method of manufacturing semiconductor device with contact structure
JPH07176484A (en) * 1993-06-28 1995-07-14 Applied Materials Inc Method of uniformly depositing tungsten silicide on semiconductor wafer by treating suscepter having surface of aluminum nitride after purification of susceptor
US6090706A (en) * 1993-06-28 2000-07-18 Applied Materials, Inc. Preconditioning process for treating deposition chamber prior to deposition of tungsten silicide coating on active substrates therein
US5482749A (en) * 1993-06-28 1996-01-09 Applied Materials, Inc. Pretreatment process for treating aluminum-bearing surfaces of deposition chamber prior to deposition of tungsten silicide coating on substrate therein
KR970009867B1 (en) * 1993-12-17 1997-06-18 현대전자산업 주식회사 Forming method of tungsten silicide in the semiconductor device
EP0704551B1 (en) * 1994-09-27 2000-09-06 Applied Materials, Inc. Method of processing a substrate in a vacuum processing chamber
JPH08153804A (en) * 1994-09-28 1996-06-11 Sony Corp Formation of gate electrode
JPH08191054A (en) * 1995-01-10 1996-07-23 Kawasaki Steel Corp Semiconductor device and manufacture thereof
US6001729A (en) * 1995-01-10 1999-12-14 Kawasaki Steel Corporation Method of forming wiring structure for semiconductor device
KR0161735B1 (en) * 1995-06-30 1999-02-01 김주용 Method for fabricating semiconductor device
US5756394A (en) * 1995-08-23 1998-05-26 Micron Technology, Inc. Self-aligned silicide strap connection of polysilicon layers
US5846881A (en) * 1995-12-28 1998-12-08 Micron Technology, Inc. Low cost DRAM metallization
EP0785574A3 (en) 1996-01-16 1998-07-29 Applied Materials, Inc. Method of forming tungsten-silicide
US5908947A (en) * 1996-02-09 1999-06-01 Micron Technology, Inc. Difunctional amino precursors for the deposition of films comprising metals
US5786027A (en) * 1996-02-14 1998-07-28 Micron Technology, Inc. Method for depositing polysilicon with discontinuous grain boundaries
US5618756A (en) * 1996-04-29 1997-04-08 Chartered Semiconductor Manufacturing Pte Ltd. Selective WSix deposition
US5760434A (en) * 1996-05-07 1998-06-02 Micron Technology, Inc. Increased interior volume for integrated memory cell
US5856236A (en) 1996-06-14 1999-01-05 Micron Technology, Inc. Method of depositing a smooth conformal aluminum film on a refractory metal nitride layer
US6429120B1 (en) 2000-01-18 2002-08-06 Micron Technology, Inc. Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals
JPH1064902A (en) * 1996-07-12 1998-03-06 Applied Materials Inc Method for film formation of aluminum material and device therefor
CA2274478A1 (en) * 1996-12-16 1998-06-25 Corning Incorporated Organometallics for lightwave optical circuit applications
US6335280B1 (en) 1997-01-13 2002-01-01 Asm America, Inc. Tungsten silicide deposition process
KR100243291B1 (en) * 1997-04-30 2000-03-02 윤종용 Method for forming silicide layers in processes fabricating a semiconductor device
JP3085247B2 (en) * 1997-07-07 2000-09-04 日本電気株式会社 Metal thin film forming method
US6117761A (en) * 1997-08-23 2000-09-12 Micron Technology, Inc. Self-aligned silicide strap connection of polysilicon layers
TW396646B (en) 1997-09-11 2000-07-01 Lg Semicon Co Ltd Manufacturing method of semiconductor devices
JP3381767B2 (en) * 1997-09-22 2003-03-04 東京エレクトロン株式会社 Film forming method and semiconductor device manufacturing method
KR100425147B1 (en) * 1997-09-29 2004-05-17 주식회사 하이닉스반도체 Method for manufacturing semiconductor device
JP3796030B2 (en) * 1997-11-16 2006-07-12 キヤノンアネルバ株式会社 Thin film production equipment
JPH11243189A (en) * 1997-12-19 1999-09-07 Siemens Ag Method of forming gate level interconnection in integrated circuit, gate level interconnection integrated circuit, and method for controlling fluorine concentration whole level in gate level interconnection
JPH11200050A (en) 1998-01-14 1999-07-27 Mitsubishi Electric Corp Formation of tungsten silicide film, production of semiconductor device and semiconductor wafer treating device
US6451677B1 (en) * 1998-02-23 2002-09-17 Texas Instruments Incorporated Plasma-enhanced chemical vapor deposition of a nucleation layer in a tungsten metallization process
US7858518B2 (en) 1998-04-07 2010-12-28 Micron Technology, Inc. Method for forming a selective contact and local interconnect in situ
US5923988A (en) * 1998-05-15 1999-07-13 Taiwan Semiconductor Manufacturing Company, Ltd. Two step thermal treatment procedure applied to polycide structures deposited using dichlorosilane as a reactant
US6284656B1 (en) 1998-08-04 2001-09-04 Micron Technology, Inc. Copper metallurgy in integrated circuits
US6210813B1 (en) 1998-09-02 2001-04-03 Micron Technology, Inc. Forming metal silicide resistant to subsequent thermal processing
US6602796B2 (en) 1998-09-03 2003-08-05 Micron Technology, Inc. Chemical vapor deposition for smooth metal films
US6373114B1 (en) * 1998-10-23 2002-04-16 Micron Technology, Inc. Barrier in gate stack for improved gate dielectric integrity
US20070190751A1 (en) * 1999-03-29 2007-08-16 Marr Kenneth W Semiconductor fuses and methods for fabricating and programming the same
US6323534B1 (en) 1999-04-16 2001-11-27 Micron Technology, Inc. Fuse for use in a semiconductor device
KR100423913B1 (en) * 2001-12-28 2004-03-22 삼성전자주식회사 Method of forming Ruthenium contained thin layer
KR100389913B1 (en) * 1999-12-23 2003-07-04 삼성전자주식회사 Forming method of Ru film using chemical vapor deposition with changing process conditions and Ru film formed thereby
US7262130B1 (en) 2000-01-18 2007-08-28 Micron Technology, Inc. Methods for making integrated-circuit wiring from copper, silver, gold, and other metals
US7211512B1 (en) 2000-01-18 2007-05-01 Micron Technology, Inc. Selective electroless-plated copper metallization
US6376370B1 (en) 2000-01-18 2002-04-23 Micron Technology, Inc. Process for providing seed layers for using aluminum, copper, gold and silver metallurgy process for providing seed layers for using aluminum, copper, gold and silver metallurgy
US6420262B1 (en) 2000-01-18 2002-07-16 Micron Technology, Inc. Structures and methods to enhance copper metallization
US6429126B1 (en) * 2000-03-29 2002-08-06 Applied Materials, Inc. Reduced fluorine contamination for tungsten CVD
US6423629B1 (en) 2000-05-31 2002-07-23 Kie Y. Ahn Multilevel copper interconnects with low-k dielectrics and air gaps
US6674167B1 (en) * 2000-05-31 2004-01-06 Micron Technology, Inc. Multilevel copper interconnect with double passivation
US7060614B2 (en) * 2000-07-28 2006-06-13 Tokyo Electron Limited Method for forming film
US6582757B1 (en) * 2000-10-12 2003-06-24 Promos Technologies, Inc. Method for tungsten deposition without fluorine-contaminated silicon substrate
KR101050377B1 (en) 2001-02-12 2011-07-20 에이에스엠 아메리카, 인코포레이티드 Improved process for deposition of semiconductor films
KR100434489B1 (en) 2001-03-22 2004-06-05 삼성전자주식회사 Method for depositing ruthenium layer having Ru02 seeding layer
KR100447031B1 (en) 2001-03-23 2004-09-07 삼성전자주식회사 Method of forming tungsten silicide film
DE10115228B4 (en) * 2001-03-28 2006-07-27 Samsung Electronics Co., Ltd., Suwon Control of abnormal growth in dichlorosilane (DCS) based CVD polycide WSix films
US20030008243A1 (en) * 2001-07-09 2003-01-09 Micron Technology, Inc. Copper electroless deposition technology for ULSI metalization
DE10134461B4 (en) * 2001-07-16 2006-05-18 Infineon Technologies Ag Process for depositing WSix layers on high topography with defined stoichiometry and component manufactured thereby
US20030042614A1 (en) * 2001-08-30 2003-03-06 Ammar Deraa Metal silicide adhesion layer for contact structures
US6858904B2 (en) 2001-08-30 2005-02-22 Micron Technology, Inc. High aspect ratio contact structure with reduced silicon consumption
US7186630B2 (en) 2002-08-14 2007-03-06 Asm America, Inc. Deposition of amorphous silicon-containing films
US20040038458A1 (en) * 2002-08-23 2004-02-26 Marr Kenneth W. Semiconductor fuses, semiconductor devices containing the same, and methods of making and using the same
US7005160B2 (en) * 2003-04-24 2006-02-28 Asm America, Inc. Methods for depositing polycrystalline films with engineered grain structures
US7153772B2 (en) 2003-06-12 2006-12-26 Asm International N.V. Methods of forming silicide films in semiconductor devices
US7220665B2 (en) 2003-08-05 2007-05-22 Micron Technology, Inc. H2 plasma treatment
US8278176B2 (en) 2006-06-07 2012-10-02 Asm America, Inc. Selective epitaxial formation of semiconductor films
US8367548B2 (en) 2007-03-16 2013-02-05 Asm America, Inc. Stable silicide films and methods for making the same
KR100994055B1 (en) * 2008-01-16 2010-11-11 주식회사 엘지화학 Impact Strength Modifiers For Thermoplastic Polyester And Thermoplastic Polyester Resin Composition Containing The Same
US8129764B2 (en) * 2008-06-11 2012-03-06 Aptina Imaging Corporation Imager devices having differing gate stack sidewall spacers, method for forming such imager devices, and systems including such imager devices
US9379011B2 (en) 2008-12-19 2016-06-28 Asm International N.V. Methods for depositing nickel films and for making nickel silicide and nickel germanide
US7927942B2 (en) 2008-12-19 2011-04-19 Asm International N.V. Selective silicide process
US8367528B2 (en) 2009-11-17 2013-02-05 Asm America, Inc. Cyclical epitaxial deposition and etch
US8871617B2 (en) 2011-04-22 2014-10-28 Asm Ip Holding B.V. Deposition and reduction of mixed metal oxide thin films
US8809170B2 (en) 2011-05-19 2014-08-19 Asm America Inc. High throughput cyclical epitaxial deposition and etch process
US9607842B1 (en) 2015-10-02 2017-03-28 Asm Ip Holding B.V. Methods of forming metal silicides

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4565157A (en) 1983-03-29 1986-01-21 Genus, Inc. Method and apparatus for deposition of tungsten silicides
US4632057A (en) * 1985-08-05 1986-12-30 Spectrum Cvd, Inc. CVD plasma reactor
US4684542A (en) * 1986-08-11 1987-08-04 International Business Machines Corporation Low pressure chemical vapor deposition of tungsten silicide
US4800105A (en) 1986-07-22 1989-01-24 Nihon Shinku Gijutsu Kabushiki Kaisha Method of forming a thin film by chemical vapor deposition
US4805005A (en) 1984-10-03 1989-02-14 Hitachi, Ltd. Semiconductor device and manufacturing method of the same
US4851295A (en) * 1984-03-16 1989-07-25 Genus, Inc. Low resistivity tungsten silicon composite film
JPH0239528A (en) 1988-07-29 1990-02-08 Tokyo Electron Ltd Metallic silicide film forming method
US4902645A (en) * 1987-08-24 1990-02-20 Fujitsu Limited Method of selectively forming a silicon-containing metal layer
JPH0266173A (en) * 1988-09-01 1990-03-06 Anelva Corp Formation of tungsten silicide film
US4966869A (en) * 1990-05-04 1990-10-30 Spectrum Cvd, Inc. Tungsten disilicide CVD
EP0720419A1 (en) * 1994-12-28 1996-07-03 Asahi Glass Company Ltd. A circuit board for liquid crystal display, a circuit module, a liquid crystal display device using them, and a method for producing the same

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4565157A (en) 1983-03-29 1986-01-21 Genus, Inc. Method and apparatus for deposition of tungsten silicides
US4851295A (en) * 1984-03-16 1989-07-25 Genus, Inc. Low resistivity tungsten silicon composite film
US4805005A (en) 1984-10-03 1989-02-14 Hitachi, Ltd. Semiconductor device and manufacturing method of the same
US4632057A (en) * 1985-08-05 1986-12-30 Spectrum Cvd, Inc. CVD plasma reactor
US4800105A (en) 1986-07-22 1989-01-24 Nihon Shinku Gijutsu Kabushiki Kaisha Method of forming a thin film by chemical vapor deposition
US4684542A (en) * 1986-08-11 1987-08-04 International Business Machines Corporation Low pressure chemical vapor deposition of tungsten silicide
US4902645A (en) * 1987-08-24 1990-02-20 Fujitsu Limited Method of selectively forming a silicon-containing metal layer
JPH0239528A (en) 1988-07-29 1990-02-08 Tokyo Electron Ltd Metallic silicide film forming method
JPH0266173A (en) * 1988-09-01 1990-03-06 Anelva Corp Formation of tungsten silicide film
US4966869A (en) * 1990-05-04 1990-10-30 Spectrum Cvd, Inc. Tungsten disilicide CVD
EP0720419A1 (en) * 1994-12-28 1996-07-03 Asahi Glass Company Ltd. A circuit board for liquid crystal display, a circuit module, a liquid crystal display device using them, and a method for producing the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"Properties of WSix using dichlorosilane in a single-wax system", T.H. Tom Wu, Richard S. Rosler, Bruce C. Lamartine, Richard B. Gregory, and Harland G. Tompkins; accepted Jul. 14, 1988; American Vacuum Society 1988. *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100167527A1 (en) * 2008-12-31 2010-07-01 Applied Materials, Inc. Method of depositing tungsten film with reduced resistivity and improved surface morphology
US8071478B2 (en) 2008-12-31 2011-12-06 Applied Materials, Inc. Method of depositing tungsten film with reduced resistivity and improved surface morphology
US11174551B2 (en) 2016-06-06 2021-11-16 Applied Materials, Inc. Methods for depositing tungsten on halosilane based metal silicide nucleation layers
US11702742B2 (en) 2016-06-06 2023-07-18 Applied Materials, Inc. Methods of forming nucleation layers with halogenated silanes

Also Published As

Publication number Publication date
US5231056A (en) 1993-07-27

Similar Documents

Publication Publication Date Title
USRE40114E1 (en) Tungsten silicide (WSIX) deposition process for semiconductor manufacture
US5643633A (en) Uniform tungsten silicide films produced by chemical vapor depostiton
US5500249A (en) Uniform tungsten silicide films produced by chemical vapor deposition
US10036089B2 (en) Methods of depositing a metal alloy film
US6193813B1 (en) Utilization of SiH4 soak and purge in deposition processes
US8101521B1 (en) Methods for improving uniformity and resistivity of thin tungsten films
US7238616B2 (en) Photo-assisted method for semiconductor fabrication
US5173327A (en) LPCVD process for depositing titanium films for semiconductor devices
EP0256337B1 (en) Low pressure chemical vapor deposition method fpr forming tungsten silicide
US7629267B2 (en) High stress nitride film and method for formation thereof
US6649545B2 (en) Photo-assisted remote plasma apparatus and method
EP0644951B1 (en) Method of nucleating tungsten on titanium nitride by cvd without silane
US5429991A (en) Method of forming thin film for semiconductor device
US11011384B2 (en) Gapfill using reactive anneal
US20170133231A1 (en) Method for depositing extremely low resistivity tungsten
JPH01119029A (en) High speed heat plasma multiple treatment reactor and its application
JPS62267472A (en) Low pressure chemical vapor deposition of metal silicide
US5997950A (en) Substrate having uniform tungsten silicide film and method of manufacture
KR900008970B1 (en) Process vapor growth of phosphosilicate glass coating
US6787466B2 (en) High throughout process for the formation of a refractory metal nucleation layer
JP3415491B2 (en) Method of forming silicon nitride film
WO1998023389A1 (en) Nitrogen-bearing cvd films from nf3, as a nitrogen source
US4981723A (en) Chemical vapor deposition of tungsten silicide using silicon sub-fluorides
JP3953244B2 (en) Thin film formation method
JPS63109172A (en) Low pressure chemical vapor deposition of metal silicide

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

CC Certificate of correction