USRE40507E1 - Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG - Google Patents
Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG Download PDFInfo
- Publication number
- USRE40507E1 USRE40507E1 US10/606,426 US60642603A USRE40507E US RE40507 E1 USRE40507 E1 US RE40507E1 US 60642603 A US60642603 A US 60642603A US RE40507 E USRE40507 E US RE40507E
- Authority
- US
- United States
- Prior art keywords
- layer
- film
- ozone
- thickness
- teos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02129—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
- H01L21/31612—Deposition of SiO2 on a silicon body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31625—Deposition of boron or phosphorus doped silicon oxide, e.g. BSG, PSG, BPSG
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
Definitions
- This invention relates to semiconductor processing and, more particularly, to a method of forming a dielectric film on a semiconductor substrate and to a method of forming a semiconductor device having this dielectric film.
- a frequent practice in the planar process is to form subsurface diffusion layers and polysilicon conductors on a silicon substrate surface.
- One or more dielectric films are deposited over the silicon substrate surface and metal wiring conductors are formed on or in the dielectric film to interconnect the various components formed on the silicon substrate surface to achieve the desired integrated circuit.
- a type of insulating film that has been widely used in the prior art is a single layer of borophosphosilicate (BPSG).
- BPSG borophosphosilicate
- a thin undoped liner oxide 58 is first deposited over a silicon substrate surface 52 having a plurality of polysilicon conductors 54 .
- the thin undoped liner oxide 58 is typically formed by reacting silane (SiH 4 ) with oxygen and that layer is then followed by a layer of a doped glass, such as a layer of BPSG 56 , as mentioned above.
- the purpose of the thin undoped liner oxide layer 58 is to prevent the phosphorous or boron contained in the BPSG film 60 from being diffused into the diffusion layer of the substrate 52 .
- the purpose for using the BPSG film as the interlayer dielectric film is based on a gettering property and on a reflow property. It is important that the dielectric film have good gettering properties as it is desired to be able to getter effectively to remove any impurities that are introduced during the wafer fabrication process. It is also important that the dielectric film have good reflow properties so as to completely fill in the gaps between raised polysilicon conductors on the silicon substrate surface. This quality is sometimes referred to as having good “gapfill” or good “step coverage”.
- the BPSG film layer is typically formed by reacting tetra-ethyl-ortho-silicate (TEOS) with ozone (O 3 ) in the presence of phosphine (PH 3 ) and diborane (B 2 H 6 ).
- TEOS tetra-ethyl-ortho-silicate
- PH 3 phosphine
- B 2 H 6 diborane
- ozone/TEOS ozone/TEOS
- ozone and TEOS ozone/TEOS
- the doped BPSG film has about four to six percent weight of boron and about from four to eight percent weight of phosphorus.
- the softening point of SiO 2 can be reduced to about 875-900° C. by the addition of high quantities of boron and phosphorus as described above.
- a reflow step is used at high temperatures, such as 875-900° C., to soften the doped glass and to flow it into the seams and gaps in the substrate to form a pre-metal dielectric film with good gapfill qualities.
- high temperatures such as 875-900° C.
- the heavily doped BPSG film does not have good as-deposited gapfill qualities. It only completely fill the gaps between the polysilicon conductors after it has been reflowed at a temperature higher than its softening point.
- voids 60 can develop in the BPSG film 56 between the polysilicon conductors 54 .
- a semiconductor processing method of forming a contact opening to a substrate adjacent to a substrate contact area to which electrical connection is to be made In the preferred embodiment, a first oxide layer, formed from the decomposition of TEOS, is formed over the substrate to cover at least a part of the contact area, and a second oxide layer made of BPSG is formed over the first oxide layer.
- U.S. Pat. Nos. 5,166,101 and 5,354,387 to Lee et al. discloses a composite BPSG insulating and planarizing layer which is formed over stepped surfaces of a semiconductor wafer by a two-step process.
- the two step deposition process comprises a first step to form a void-free BPSG layer by a CVD deposition using gaseous sources of phosphorous and boron dopants and TEOS as the source of silicon, and then a second step to form a capping layer of BPSG.
- the above objects have been achieved by a method of forming a pre-metal dielectric film having good as-deposited gapfill characteristics, as well as good gettering capability.
- the method involves first depositing a layer of high-ozone undoped silicon dioxide film that provides the void-free gapfill characteristic and then depositing a low-ozone doped BPSG film that provides the gettering capability.
- This two layer insulating film provides the ability to have the gaps adequately filled between small or narrow lines without sacrificing good mobile-ion gettering properties.
- Prior art insulating films tend to provide either good gapfill or good gettering but not both, or the prior art films require several layers to achieve the desired properties.
- the undoped silicon dioxide film has a high ozone/TEOS volume ratio of at least 15 to 1, as compared to the prior art doped BPSG film which generally have lower ozone/TEOS ratios, such as 10 to 1.
- ozone/TEOS ratio By forming a film with a high ozone/TEOS ratio, the surface mobility of the TEOS-dimer is increased, causing the film to have better flow characteristics. The reactants can diffuse readily on the surface, thus finding the regions having the lowest energy. This results in a void-free dielectric film surface.
- a heat treatment is then applied to densify the film, rather than to soften and flow the film as is done in the prior art. This allows the best treatment to be conducted at a lower temperature, which prevents the diffusion problems described above that are associated with high temperature heat treatment in smaller device geometries. Finally, the top of the second BPSG layer is planarized using chemical mechanical planarization.
- the method of the present invention can be used in the formation of semiconductor devices and can be also used in the formation of other structures requiring a good gapfill or step coverage, such as the formation of polysilicon bus structures.
- FIG. 1 is a cross-sectional view of a semiconductor substrate having a plurality of polysilicon conductors.
- FIGS. 2-4 are cross-sectional views showing the steps of forming a dielectric film on the semiconductor substrate of FIG. 1 in accordance with the method of the present invention.
- FIG. 5 is a cross-sectional view showing a typical dielectric film applied on a semiconductor substrate as is known in the prior art.
- a silicon substrate 12 has a plurality of polysilicon conductors 14 formed on a top surface thereof. It is understood that the silicon substrate 12 has undergone the various steps of wafer preparation previous to the method of the present invention in order to form the various diodes, transistors, and resistors and other components on the substrate. This is done by adding dopants to the pure silicon in a manner that is well known in the art.
- the polysilicon conductors 14 are also formed on the top surface of the substrate in a manner that is known in the art. Between each of the polysilicon conductors 14 are gaps 16 which will need to be filled with electrically isolating dielectric film.
- a layer of high ozone undoped silicon dioxide film 20 is deposited on top of the semiconductor substrate 12 and the polysilicon conductors 14 .
- the high ozone undoped silicon dioxide film covers the polysilicon conductors 14 and fills the gasp 16 between the polysilicon conductors 14 .
- the thickness of the first film layer 20 is not less than 100 nm but not greater than 400 nm.
- the ozone concentration of the first film layer 20 is not less than 120 g/m 3 but not greater than 140 g/m 3 .
- This first layer of film 20 is not doped with boron or phosphorus so as to give the best possible as deposited gapfill behavior.
- One feature in the first film layer 20 is the high ozone/TEOS volume ratio of the film.
- the ratio of ozone/TEOS is above 15 to 1, and preferably about 17 to 1.
- the higher ozone/TEOS ratio promotes the formation of dimers, which is a combination of two monomers, which have high surface mobility.
- the high surface mobility forms a complete surface reaction, not just a gas phase reaction. Because a complete surface reaction is formed, the ions are mobile on the surface and find the location of the least amount of energy. This causes the surface mobility to be high and the film to have a flow-like characteristic. Because the reactants can diffuse readily on the surface, the film fills high aspect ratio gaps between the polysilicon conductors fully and completely without leading any voids or seams.
- a layer of low ozone doped BPSG film 30 is deposited over the silicon dioxide film 20 .
- the thickness of the second film layer 30 is not less than 500 nm. It is important that the BPSG film be thick enough so that after subsequent planarization, there is sufficient thickness of BPSG film over the entire device. An optimum thickness of BPSG film after planarization would be at least 200 nm. Thus, generally the thickness of the dielectric film would be comprised of no more than about 30 percent of the first film layer, undoped silicon dioxide, 20 and at least 70 percent of the second film layer, BPSG film 30 .
- the ozone concentration of the BPSG film 30 is not less than 70 g/m 3 but not greater than 100 g/m 3 .
- the boron weight percentage in the BPSG film typically ranges from 0 to 4 percent and the phosphorus weight percentage of this film does not exceed 6 percent and typically ranges from 4 to 6 percent.
- the BPSG film 30 provides the mobile ion gettering function that is required by the semiconductor device.
- the substrate 12 having the two layers 20 and 30 formed on the top undergoes a heat treatment at a temperature not exceeding 850° C.
- the temperature of the heat treatment would be approximately 700° C. in order to be high enough to provide adequate reflow, but low enough to not affect the device characteristics when the device has a smaller device geometry.
- the dielectric film consisting of the layer of silicon dioxide 20 and the layer of BPSG 30 , has good as-deposited gapfill characteristics, the film doe not need to annealed at a high temperature.
- the annealing is done to densify the film, rather than to soften and flow the film. In the present invention, the annealing is done at a temperature between 700° C. and 800° C. to obtain a sufficiently dense pre-metal dielectric film necessary for manufacturable contact etch profile and etch rate.
- the top dielectric film layer 30 is planarized using any of the known planarization techniques, including chemical mechanical planarization. As discussed above, the top BPSG layer should be at least 200 nm thick after planarization to allow for adequate mobile-ion gettering.
- the finished silicon substrate is now ready for the metallization process, in which metal is deposited through the dielectric layer to form metal wiring conductors which interconnect the components formed in the silicon substrate to achieve the desired circuit on the integrated circuit chip.
- the use of the above-described method of forming a dielectric film layer is not limited to use on semiconductor film layer is not limit to use on semiconductor substrates, but could also be used in forming an insulation layer over two or more polysilicon buses formed on a substrate or in providing an insulating layer in any circumstances in which it is critical for the insulation layer to have good gapfill qualities.
Abstract
Description
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/606,426 USRE40507E1 (en) | 2000-08-29 | 2003-06-25 | Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/650,961 US6489254B1 (en) | 2000-08-29 | 2000-08-29 | Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG |
US10/606,426 USRE40507E1 (en) | 2000-08-29 | 2003-06-25 | Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/650,961 Reissue US6489254B1 (en) | 2000-08-29 | 2000-08-29 | Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE40507E1 true USRE40507E1 (en) | 2008-09-16 |
Family
ID=24611034
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/650,961 Ceased US6489254B1 (en) | 2000-08-29 | 2000-08-29 | Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG |
US10/606,426 Expired - Lifetime USRE40507E1 (en) | 2000-08-29 | 2003-06-25 | Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/650,961 Ceased US6489254B1 (en) | 2000-08-29 | 2000-08-29 | Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG |
Country Status (10)
Country | Link |
---|---|
US (2) | US6489254B1 (en) |
EP (1) | EP1316107A2 (en) |
JP (1) | JP2004517467A (en) |
KR (1) | KR20030064746A (en) |
CN (1) | CN1244140C (en) |
AU (1) | AU2002237016A1 (en) |
CA (1) | CA2417236A1 (en) |
NO (1) | NO20030902D0 (en) |
TW (1) | TW503481B (en) |
WO (1) | WO2002019411A2 (en) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW479315B (en) * | 2000-10-31 | 2002-03-11 | Applied Materials Inc | Continuous depostiton process |
JP3586268B2 (en) * | 2002-07-09 | 2004-11-10 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US7456116B2 (en) * | 2002-09-19 | 2008-11-25 | Applied Materials, Inc. | Gap-fill depositions in the formation of silicon containing dielectric materials |
US7141483B2 (en) | 2002-09-19 | 2006-11-28 | Applied Materials, Inc. | Nitrous oxide anneal of TEOS/ozone CVD for improved gapfill |
US7335609B2 (en) * | 2004-08-27 | 2008-02-26 | Applied Materials, Inc. | Gap-fill depositions introducing hydroxyl-containing precursors in the formation of silicon containing dielectric materials |
US7431967B2 (en) | 2002-09-19 | 2008-10-07 | Applied Materials, Inc. | Limited thermal budget formation of PMD layers |
US6905940B2 (en) * | 2002-09-19 | 2005-06-14 | Applied Materials, Inc. | Method using TEOS ramp-up during TEOS/ozone CVD for improved gap-fill |
JP2004214610A (en) * | 2002-12-20 | 2004-07-29 | Renesas Technology Corp | Method of manufacturing semiconductor device |
CN1309046C (en) * | 2002-12-25 | 2007-04-04 | 旺宏电子股份有限公司 | Memory producing method |
US7241703B2 (en) * | 2003-05-30 | 2007-07-10 | Matsushita Electric Industrial Co., Ltd. | Film forming method for semiconductor device |
US7528051B2 (en) * | 2004-05-14 | 2009-05-05 | Applied Materials, Inc. | Method of inducing stresses in the channel region of a transistor |
JP4649899B2 (en) * | 2004-07-13 | 2011-03-16 | パナソニック株式会社 | Semiconductor memory device and manufacturing method thereof |
US7642171B2 (en) | 2004-08-04 | 2010-01-05 | Applied Materials, Inc. | Multi-step anneal of thin films for film densification and improved gap-fill |
US7300886B1 (en) * | 2005-06-08 | 2007-11-27 | Spansion Llc | Interlayer dielectric for charge loss improvement |
US8435898B2 (en) | 2007-04-05 | 2013-05-07 | Freescale Semiconductor, Inc. | First inter-layer dielectric stack for non-volatile memory |
CN102637628A (en) * | 2011-02-10 | 2012-08-15 | 上海宏力半导体制造有限公司 | Reduction method of dielectric capacitance |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
CN113366612A (en) * | 2019-01-31 | 2021-09-07 | 朗姆研究公司 | Low stress films for advanced semiconductor applications |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0435161A1 (en) | 1989-12-27 | 1991-07-03 | Semiconductor Process Laboratory Co., Ltd. | Process for producing a CVD-SiO2 film according to a TEOS-O3 reaction |
US5166101A (en) | 1989-09-28 | 1992-11-24 | Applied Materials, Inc. | Method for forming a boron phosphorus silicate glass composite layer on a semiconductor wafer |
US5271972A (en) | 1992-08-17 | 1993-12-21 | Applied Materials, Inc. | Method for depositing ozone/TEOS silicon oxide films of reduced surface sensitivity |
US5314845A (en) | 1989-09-28 | 1994-05-24 | Applied Materials, Inc. | Two step process for forming void-free oxide layer over stepped surface of semiconductor wafer |
US5332694A (en) | 1992-02-26 | 1994-07-26 | Nec Corporation | Process for manufacturing a semiconductor device |
US5491108A (en) | 1993-06-08 | 1996-02-13 | Nec Corporation | Method of producing semiconductor integrated circuit device having interplayer insulating film covering substrate |
US5518962A (en) | 1992-11-26 | 1996-05-21 | Nec Corporation | Planarized interlayer insulating film formed of stacked BPSG film and ozone-teos NSG film in semiconductor device and method for forming the same |
US5607880A (en) | 1992-04-28 | 1997-03-04 | Nec Corporation | Method of fabricating multilevel interconnections in a semiconductor integrated circuit |
US5869403A (en) | 1997-03-14 | 1999-02-09 | Micron Technology, Inc. | Semiconductor processing methods of forming a contact opening to a semiconductor substrate |
EP0939433A2 (en) | 1998-02-12 | 1999-09-01 | Canon Sales Co., Inc. | Method for reforming undercoating surface and method for production of semiconductor device |
WO1999053729A1 (en) | 1998-04-10 | 1999-10-21 | Stay Lit International, Inc. | Series connected light string with filament shunting |
US6013584A (en) | 1997-02-19 | 2000-01-11 | Applied Materials, Inc. | Methods and apparatus for forming HDP-CVD PSG film used for advanced pre-metal dielectric layer applications |
US6091121A (en) | 1997-11-12 | 2000-07-18 | Nec Corporation | Semiconductor device and method for manufacturing the same |
US6090675A (en) | 1999-04-02 | 2000-07-18 | Taiwan Semiconductor Manufacturing Company | Formation of dielectric layer employing high ozone:tetraethyl-ortho-silicate ratios during chemical vapor deposition |
US6218268B1 (en) | 1998-05-05 | 2001-04-17 | Applied Materials, Inc. | Two-step borophosphosilicate glass deposition process and related devices and apparatus |
US6294483B1 (en) * | 2000-05-09 | 2001-09-25 | Taiwan Semiconductor Manufacturing Company | Method for preventing delamination of APCVD BPSG films |
US6352943B2 (en) * | 1998-05-20 | 2002-03-05 | Semiconductor Process Laboratory Co., Ltd. | Method of film formation and method for manufacturing semiconductor device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6360685B1 (en) | 1998-05-05 | 2002-03-26 | Applied Materials, Inc. | Sub-atmospheric chemical vapor deposition system with dopant bypass |
-
2000
- 2000-08-29 US US09/650,961 patent/US6489254B1/en not_active Ceased
-
2001
- 2001-07-18 CN CNB01814828XA patent/CN1244140C/en not_active Expired - Fee Related
- 2001-07-18 CA CA002417236A patent/CA2417236A1/en not_active Abandoned
- 2001-07-18 JP JP2002524209A patent/JP2004517467A/en not_active Withdrawn
- 2001-07-18 KR KR10-2003-7002802A patent/KR20030064746A/en not_active Application Discontinuation
- 2001-07-18 WO PCT/US2001/022855 patent/WO2002019411A2/en active Application Filing
- 2001-07-18 EP EP01984577A patent/EP1316107A2/en not_active Withdrawn
- 2001-07-18 AU AU2002237016A patent/AU2002237016A1/en not_active Abandoned
- 2001-08-22 TW TW090120646A patent/TW503481B/en not_active IP Right Cessation
-
2003
- 2003-02-26 NO NO20030902A patent/NO20030902D0/en unknown
- 2003-06-25 US US10/606,426 patent/USRE40507E1/en not_active Expired - Lifetime
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5354387A (en) | 1989-09-28 | 1994-10-11 | Applied Materials, Inc. | Boron phosphorus silicate glass composite layer on semiconductor wafer |
US5166101A (en) | 1989-09-28 | 1992-11-24 | Applied Materials, Inc. | Method for forming a boron phosphorus silicate glass composite layer on a semiconductor wafer |
US5314845A (en) | 1989-09-28 | 1994-05-24 | Applied Materials, Inc. | Two step process for forming void-free oxide layer over stepped surface of semiconductor wafer |
EP0435161A1 (en) | 1989-12-27 | 1991-07-03 | Semiconductor Process Laboratory Co., Ltd. | Process for producing a CVD-SiO2 film according to a TEOS-O3 reaction |
US5332694A (en) | 1992-02-26 | 1994-07-26 | Nec Corporation | Process for manufacturing a semiconductor device |
US5607880A (en) | 1992-04-28 | 1997-03-04 | Nec Corporation | Method of fabricating multilevel interconnections in a semiconductor integrated circuit |
US5271972A (en) | 1992-08-17 | 1993-12-21 | Applied Materials, Inc. | Method for depositing ozone/TEOS silicon oxide films of reduced surface sensitivity |
US5518962A (en) | 1992-11-26 | 1996-05-21 | Nec Corporation | Planarized interlayer insulating film formed of stacked BPSG film and ozone-teos NSG film in semiconductor device and method for forming the same |
US5491108A (en) | 1993-06-08 | 1996-02-13 | Nec Corporation | Method of producing semiconductor integrated circuit device having interplayer insulating film covering substrate |
US6013584A (en) | 1997-02-19 | 2000-01-11 | Applied Materials, Inc. | Methods and apparatus for forming HDP-CVD PSG film used for advanced pre-metal dielectric layer applications |
US5994237A (en) | 1997-03-14 | 1999-11-30 | Micron Technology, Inc. | Semiconductor processing methods of forming a contact opening to a semiconductor substrate |
US5869403A (en) | 1997-03-14 | 1999-02-09 | Micron Technology, Inc. | Semiconductor processing methods of forming a contact opening to a semiconductor substrate |
US6091121A (en) | 1997-11-12 | 2000-07-18 | Nec Corporation | Semiconductor device and method for manufacturing the same |
EP0939433A2 (en) | 1998-02-12 | 1999-09-01 | Canon Sales Co., Inc. | Method for reforming undercoating surface and method for production of semiconductor device |
WO1999053729A1 (en) | 1998-04-10 | 1999-10-21 | Stay Lit International, Inc. | Series connected light string with filament shunting |
US6218268B1 (en) | 1998-05-05 | 2001-04-17 | Applied Materials, Inc. | Two-step borophosphosilicate glass deposition process and related devices and apparatus |
US6352943B2 (en) * | 1998-05-20 | 2002-03-05 | Semiconductor Process Laboratory Co., Ltd. | Method of film formation and method for manufacturing semiconductor device |
US6090675A (en) | 1999-04-02 | 2000-07-18 | Taiwan Semiconductor Manufacturing Company | Formation of dielectric layer employing high ozone:tetraethyl-ortho-silicate ratios during chemical vapor deposition |
US6294483B1 (en) * | 2000-05-09 | 2001-09-25 | Taiwan Semiconductor Manufacturing Company | Method for preventing delamination of APCVD BPSG films |
Non-Patent Citations (1)
Title |
---|
Wolff et al., Silicon Processing for the VLSI Era, vol. 1, Lattice Press, 1986, pp. 182-191. |
Also Published As
Publication number | Publication date |
---|---|
EP1316107A2 (en) | 2003-06-04 |
WO2002019411A3 (en) | 2002-07-25 |
NO20030902L (en) | 2003-02-26 |
JP2004517467A (en) | 2004-06-10 |
WO2002019411A2 (en) | 2002-03-07 |
AU2002237016A1 (en) | 2002-03-13 |
TW503481B (en) | 2002-09-21 |
US6489254B1 (en) | 2002-12-03 |
CN1449575A (en) | 2003-10-15 |
CA2417236A1 (en) | 2002-03-07 |
CN1244140C (en) | 2006-03-01 |
NO20030902D0 (en) | 2003-02-26 |
KR20030064746A (en) | 2003-08-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE40507E1 (en) | Method of forming pre-metal dielectric film on a semiconductor substrate including first layer of undoped oxide of high ozone:TEOS volume ratio and second layer of low ozone doped BPSG | |
US6835995B2 (en) | Low dielectric constant material for integrated circuit fabrication | |
EP1349207A2 (en) | Semiconductor device with copper wirings | |
US20060246714A1 (en) | Method of forming a conductive contact | |
KR100715389B1 (en) | Boron-doped titanium nitride layer for high aspect ratio semiconductor devices | |
US6791149B2 (en) | Diffusion barrier layer for semiconductor wafer fabrication | |
KR100291232B1 (en) | Semiconductor device manufacturing method | |
US6436850B1 (en) | Method of degassing low k dielectric for metal deposition | |
US6784095B1 (en) | Phosphine treatment of low dielectric constant materials in semiconductor device manufacturing | |
US6514882B2 (en) | Aggregate dielectric layer to reduce nitride consumption | |
CN101452880A (en) | Method of forming interlayer dielectric for semiconductor device | |
KR100212009B1 (en) | Process for forming protecting layer for metal interconnector in semiconductor device | |
US20030077917A1 (en) | Method of fabricating a void-free barrier layer | |
KR100818437B1 (en) | Structure and method for manufacturing inter-metal dielectric layer between metal lines of semiconductor device | |
KR101029105B1 (en) | Metal wiring of semiconductor device and method for forming the same | |
KR20020061384A (en) | Method of forming a passivation layer in a semiconductor device | |
KR20010008609A (en) | Method for manufacturing multi-layered gate electrode of tungsten-polyside structure in semiconductor device | |
KR20000043050A (en) | Method for forming interlayer dielectrics of semiconductor device | |
KR20060005090A (en) | Method for forming inter layer dielectrics of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JUNG, CHANG-WOO;JUNG, TAEK-YONG;REEL/FRAME:023429/0764 Effective date: 20091009 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173 Effective date: 20131206 Owner name: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRAT Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173 Effective date: 20131206 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:038376/0001 Effective date: 20160404 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747 Effective date: 20170208 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747 Effective date: 20170208 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001 Effective date: 20180529 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001 Effective date: 20180529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206 Effective date: 20180914 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES C Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206 Effective date: 20180914 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305 Effective date: 20200327 |
|
AS | Assignment |
Owner name: MICROCHIP TECHNOLOGY INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059262/0105 Effective date: 20220218 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 |