USRE43420E1 - Utilizing available SONET overhead bytes for additional signaling channels - Google Patents
Utilizing available SONET overhead bytes for additional signaling channels Download PDFInfo
- Publication number
- USRE43420E1 USRE43420E1 US12/205,593 US20559308A USRE43420E US RE43420 E1 USRE43420 E1 US RE43420E1 US 20559308 A US20559308 A US 20559308A US RE43420 E USRE43420 E US RE43420E
- Authority
- US
- United States
- Prior art keywords
- byte
- sonet
- frame
- unused
- location
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/12—Arrangements providing for calling or supervisory signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
- H04J3/1611—Synchronous digital hierarchy [SDH] or SONET
Definitions
- the present invention pertains to the field of telecommunications. More particularly, this invention relates to utilizing available Synchronous Optical Network (SONET) overhead bytes for additional data channels.
- SONET Synchronous Optical Network
- Fiber optics have provided a substantial increase in the volume of data that networks can carry.
- Synchronous Optical Network (SONET) is a standard that defines telecommunication transmissions over fiber optics. SONET defines a number of different data rates for different levels of service.
- a SONET network can carry from about 52 Mega bits per second to about 10 Gigabits per second over a single optical fiber. In comparison, a typical analog modem operating at maximum efficiency can achieve a mere 56 Kilobits per second. At the 10 Gigabit SONET rate, a single optical fiber can carry enough data to handle well over 100,000 simultaneous voice calls.
- SONET networks are likely to carry even larger volumes of data in the future.
- SONET is generally used as a “trunk” or “backbone” network due to the large volume of data that SONET can handle. That is, most network customers these days do not need 10 Gigabits of bandwidth per second and do not want to pay for unneeded bandwidth.
- customers are generally provided with lower data rate services like analog phone lines, Digital Subscriber Lines (DSLs), digital cable lines, Integrated Service Digital Network (ISDN) lines, T1 lines, etc.
- DSLs Digital Subscriber Lines
- ISDN Integrated Service Digital Network
- T1 lines Integrated Service Digital Network
- a data stream that goes into a SONET line at one central office will be packaged into SONET frames for transmission.
- the data stream will be recovered, or rebuilt, from the data in the SONET frames.
- a SONET line is likely to carry a considerable amount of control data. That is, a central office that is packaging a data stream needs to tell the receiving central office various things about the data stream, such as what format the data stream uses and what level of service the data stream uses from potentially many available formats and levels of service.
- An additional control channel generally uses a certain amount of bandwidth that could otherwise be used to transmit user data. Since users generally pay for transmitting user data and not for transmitting control data, using bandwidth for a control channel tends to reduce revenue.
- FIG. 1 illustrates one embodiment of a single-plane SONET frame.
- FIG. 2 illustrates one embodiment of a composite SONET frame having 192 planes.
- FIG. 3 illustrates a central office in which one embodiment of the present invention can be used.
- FIG. 4 illustrates one embodiment of the present invention for inserting data into unused byte locations.
- FIG. 5 illustrates one embodiment of a unified memory.
- FIG. 6 illustrates one embodiment of a FIFO.
- FIG. 7 illustrates one embodiment of a static two dimensional storage pattern for bytes stored in unused byte locations.
- FIG. 8 illustrates one embodiment of the present invention for extracting data from unused byte locations.
- FIG. 9 demonstrates one embodiment of the present invention for loading interface buffers from a unified memory.
- FIG. 10 demonstrates one embodiment of the present invention for inserting bytes from interface buffers into unused byte locations.
- FIG. 11 illustrates one embodiment of a hardware system.
- FIG. 12 illustrates one embodiment of a machine readable storage medium.
- the present invention utilizes available overhead bytes in Synchronous Optical Network (SONET) frames to provide additional signaling channels.
- SONET Synchronous Optical Network
- the present invention can use overhead bytes to create a control channel to carry control data from one central office to another, freeing up additional bandwidth to carry revenue-generating, user data.
- the present invention can provide additional signaling channels using available overhead bytes for virtually any purpose, such as voice or circuit emulation services, resource provisioning, authentication, billing quality of service parameters, and the like.
- FIG. 1 illustrates one embodiment of a single-plane SONET frame.
- a SONET frame is 9 rows high by 90 rows wide. Each entry in the frame is an 8 bit byte. Transmitting the data in a frame begins at row 1 , column 1 and ends at row 9 , column 90 . Bits of data are transmitted serially, one at a time, as pulses of light in an optical fiber. The frame is read across rows from left to right, one row at a time.
- Frames are written in the illustrated format so that overhead bytes and payload bytes are easily identified.
- Bytes in the first three columns, columns 110 are overhead bytes, and bytes in the remaining columns, columns 120 , are payload bytes.
- the first three bytes are overhead
- the next 87 bytes are payload
- the next three bytes are overhead
- the next 87 bytes are payload, and so on.
- the first three rows of overhead columns 110 are section overhead (SOH) bytes 140 .
- SOH 140 is used to manage the frame at the lowest level.
- a frame may go through several hops between a source and a destination. For instance, over a 100 Kilometer trip, a frame may be regenerated every 10 kilometers or so to ensure sufficient signal strength to make the entire trip. Each hop is called a section.
- SOH 140 controls regeneration of the frame at each hop.
- LOH 150 is used to manage control of the frame at a higher level, as between the SONET device that sent the frame and the SONET device that receives the frame. LOH 150 manages transport of the entire frame payload.
- the frame payload includes a Synchronous Payload Envelope (SPE).
- SPE Synchronous Payload Envelope
- the SPE occupies the entire payload of the frame, rows 1 through 9 , columns 4 through 90 . In other words, the SPE occupies 783 of the total 810 bytes.
- the illustrated SPE is “aligned” with the frame in that the SPE boundary 130 is at row 1 , column 4 .
- an SPE may not be aligned due, for instance, to timing variations in the network. That is, an SPE may span two SONET frames so that the boundary between two SPEs is located at some arbitrary position in the payload section of the frame.
- the LOH 150 includes a pointer (not shown) to the location of the boundary between the SPEs. In the illustrated embodiment, since the SPE is aligned with the frame, the pointer in the LOH points to the SPE boundary 130 in row 1 , column 4 .
- the 9 bytes of the SPE in column 4 are path overhead (POH) bytes.
- POH path overhead
- POH manages the frame at yet a higher level where, for instance, separate bit streams from many end users are combined into the SPE at the source and broken out from the SPE at the destination.
- the 9 POH bytes will be in the same column as the SPE boundary.
- the 9 POH bytes may span two frames. In which case, each frame will include 9 POH bytes, but the POH bytes may be divided between two SPEs.
- FIG. 2 illustrates one embodiment of a composite SONET frame.
- the composite frame is comprised of multiple planes identical to the single-plane frame illustrated in FIG. 1 . That is, each plane in the composite frame includes 9 rows and 90 columns, with 9 bytes of SOH, 18 bytes of LOH, and 9 bytes of POH.
- the number of planes in a composite frame depends on the data rate level at which the SONET network is operating. In the illustrated embodiment, there are 192 planes in the frame.
- the composite frame of FIG. 2 is a single unit in the network. That is, no matter how many planes a frame has, one frame is transmitted every 125 micro seconds, or 8000 times per second.
- the data rate increases.
- the data rate for the single-plane frame of FIG. 1 is 810 bytes per frame times 8 bits per byte times 8000 frames per second, which equals 51.84 Mega bits per second.
- the data rate is 810 bytes per plane times 192 planes per frame times 8 bits per byte times 8000 frames per second, which equals 9.95328 Gigabits per second.
- a frame Since a frame is a single unit, transmitting a frame can be managed for the most part by using one set of overhead bytes. That is, the SOH, LOH, and POH bytes from the first plane of a multi-plane frame are used during transmission, but many of the equivalent bytes in other planes of the frame are essentially ignored.
- unused overhead accounts for more than 320 Mega bits per second of unused bandwidth. In other words, the equivalent of more than 48,000 planes out of 1,536,000 planes are essentially wasted every second.
- FIG. 3 illustrates one embodiment of a central office 310 in which the present invention can be used to insert channels of data into unused SONET overhead.
- the central office 310 is coupled to a SONET trunk line 320 and a number of regional access devices 330 .
- the central office 310 is path terminating equipment, meaning it is located at the end of a SONET path.
- the trunk line 320 can carry a great deal more data than any of the access devices 330 .
- Data traffic from one or more of the access devices that is destined for a different region serviced by a different central office (not shown) is combined, or multiplexed, into the payloads of SONET frames and transmitted over the SONET trunk line 320 by central office 310 .
- data traffic from a different region serviced by a different central office (not shown) that is destined for a user coupled to one of the regional access devices 330 is separated out, or demultiplexed, by the central office 310 from the payloads of SONET frames received over the trunk line 320 .
- Path overhead (POH) is used to manage the multiplexing and demultiplexing of payloads.
- central office 310 is intended to represent a wide variety of path terminating equipment known in the art.
- FIG. 4 illustrates one embodiment of the present invention for inserting a data channel into unused overhead bytes of a SONET data stream.
- the illustrated embodiment is described as part of the central office 310 of FIG. 3 .
- Alternate embodiments may be used with any number of SONET devices, such as regenerators, line terminating equipment, and the like.
- the insertion apparatus overlays a standard SONET framing process. That is, payload multiplexer 410 receives data streams from access devices 330 and multiplexes them into frames in an electrical format. If not for the present invention, the electrically formatted frames would be provided unchanged to electrical to optical converter 490 . Electrical to optical converter 490 converts the electrical bits comprising the frame into equivalent optical pulses.
- the present invention modifies the electrically formatted frames by inserting one or more additional channels of data, or signaling channels, before the frames are converted to optical format.
- the locations of available bytes in each frame are known, so bytes comprising an additional signaling channel can be inserted into the data stream at the known locations.
- the speed at which SONET operates can create some challenges.
- section and line overhead (SOH and LOH) bytes are disbursed in sets of three bytes separated by sets of 87 bytes.
- a frame having I92 planes includes almost 175,000 bytes. Each frame is transmitted once every 125 micro seconds, so a set of three bytes streams by in about 2 nanoseconds.
- the insertion apparatus must multiplex, or switch, between the two data streams and at precisely the right instant in time.
- processors are generally not the best choice for time critical operations. That is, processors tend to stall from time to time when executing software.
- a purely hardware solution is likely to be much less expensive, but also much less flexible.
- Programming a processor to insert a data channel into frames provides a great deal of flexibility.
- a processor can be programmed to generate a variety of different data channels having a variety of different data rates.
- the illustrated embodiment uses a combined hardware/software approach that is both programmable and comparatively inexpensive. Rather than using a processor to perform the high speed, real-time multiplexing of the data streams, the illustrated embodiment uses a hardware multiplexer (not shown) in insertion logic 420 .
- the insertion logic reads data from the rate buffering interface FIFOs (First-In-First-Outs) 470 and multiplexes the data into appropriate available overhead byte locations.
- FIFOs First-In-First-Outs
- channel processor 430 is used to program the unified memory 460 , insertion logic 420 , and the FIFOs 470 to insert various data channels.
- the channel processor 430 also loads data from the unified memory 460 into the FIFOs 470 .
- the processor cycles through the data channels, loading FIFOs corresponding to particular data channels in bursts. Writing a burst of data for a particular channel to a FIFO all at once greatly reduces the frequency at which the processor has to switch channels. This slower switching speed allows for a comparatively slower, and therefore comparatively inexpensive, processor.
- the buffers also provide a margin of error for the processor. That is, the buffers are designed to hold enough bytes of data to last until the next time the processor is expected to service a particular buffer. The duration during which the data is expected to last in a buffer may be long enough to accommodate typical processor delays. Even accounting for some processor delays, a buffer may underflow, or run out of data if the processor is delayed for an exceptionally long time.
- Various embodiments of buffers treat underflow conditions in different ways. For instance, a buffer may repeat a last value, may wrap around to the oldest value, may send all zeros, all ones, or some predefined bit pattern.
- the channel processor 430 reads configuration registers 450 to program the insertion apparatus.
- Configuration registers define the number of channels and the row, column, and plane locations for each byte of each channel in each frame.
- the channel processor 430 defines regions of unified memory 460 to store data from the access devices 330 for each defined channel.
- the channel processor 430 also assigns FIFOs 470 for each byte location of each channel in each frame.
- the channel processor 430 also configures the insertion logic with the byte location(s) in each frame corresponding to each data channel.
- the insertion logic identifies byte locations in a given frame corresponding to particular channels, reads bytes from the FIFOs corresponding to the channels, and inserts the bytes in the identified byte locations. Simultaneously, the channel processor 430 cycles through the FIFOs 470 and loads them in burst operations with data from respective regions of the unified memory.
- FIG. 5 illustrates one embodiment of unified memory 460 .
- the memory is divided into regions corresponding to different data channels. For instance, data comprising a control channel associated with a particular type and level of service provided to a particular network user may be stored in a single region. The data can be stored, for instance, by channel processor 430 or by direct memory access (DMA) controllers.
- the unified memory contains regions defining 40 separate channels to be inserted into available overhead byte locations.
- the unified memory 460 can be configured to define more signaling channels or fewer signaling channels.
- FIG. 6 illustrates one embodiment of a FIFO 610 that may be used in FIFOs 470 .
- FIFO 610 includes 16 single byte storage locations. Each byte corresponds to a different frame. That is, each byte will be written to a different frame. If a byte is read from the FIFO and inserted in every frame, since frames are sent once every 125 microseconds and the FIFO stores 16 bytes, the FIFO can buffer enough data to last for 2 milliseconds. In which case, to avoid an underflow condition, the processor must cycle through the FIFOs and return to FIFO 610 in less than 2 milliseconds to re-load the FIFO before it runs out of data.
- the channel processor 430 writes to the byte location indicated by the write pointer 620 and the insertion logic reads from the byte location indicated by the read pointer 630 .
- An underflow condition occurs when the read pointer 630 equals the write pointer 620 .
- various embodiments of buffers may treat underflow conditions differently.
- FIG. 7 illustrates one embodiment of “static” insertion. That is, once the insertion apparatus is programmed, the insertion apparatus inserts signaling channels into each frame in exactly the same pattern. Each byte of an inserted signaling channel is assigned a particular row, column, and plane, and each byte is inserted in the same row, column, and plane in each frame. In the illustrated embodiment, data for three channels are stored in identical, static patterns in each frame.
- the locations at which data is located can be determined with respect to the start of a frame, as for data inserted in the section or line overhead (SOH or LOH) columns of a frame, or with respect to the boundary location of a synchronous payload envelope (SPE) within a frame, as for data inserted in the path overhead (POH) byte locations of a frame.
- SPE synchronous payload envelope
- POH path overhead
- an SPE boundary location can be identified by a pointer located in the LOH overhead.
- the channel processor receives framing control data 440 that includes the value of the SPE pointer with which the processor can program the insertion logic.
- the value of the SPE pointer may change over time.
- the channel processor may dynamically configure insertion logic 420 with the new value, or insertion logic 420 may include hardware to automatically read the pointer values for each frame.
- additional aspects of the inserted data patterns can be dynamically adjusted to, for instance, add channels, remove channels, change the amount of bandwidth assigned to a particular channel, etc.
- Alternate embodiments may also include a channel pattern that repeats over the course of several frames, for instance, where a given channel only inserts bytes once every N frames.
- FIG. 8 illustrates one embodiment of the present invention for extracting data that has been inserted in the available overhead bytes.
- the extraction apparatus operates in complement to the insertion apparatus.
- the extraction apparatus is configured based on the configuration registers 850 and framing control 840 much like the insertion apparatus.
- the optical signals are converted to electrical signals by converter 890 .
- the extraction logic 820 identifies the row, column, and plane for each byte inserted in unused overhead and writes the identified byte values to respective rate buffering interface FIFOs 870 .
- the processor 830 services the FIFOs in cycles to write the data channels to corresponding regions in unified memory 860 . From the unified memory, the data channels are provided to access devices 330 .
- FIFOs can handle overflows in different ways. For instance, a FIFO may drop new data or wrap around and overwrite the oldest data.
- FIGS. 9 and 10 demonstrate one embodiment of the simultaneous hardware and software processes performed by one embodiment of the present invention for inserting data. Similar complementary processes can be used to extract data.
- the present invention receives bytes comprising a signaling channel, locates particular unused byte locations within an overhead portion of a SONET frame, and inserts the bytes into the particular locations.
- the illustrated embodiment includes a number of implementation specific details. Alternate embodiments may not include all of the illustrated elements, may include additional elements, and may perform one or more elements in different orders.
- Initialization may include clearing regions of the unified memory and the FIFO interface buffers. Initialization may also include programming the insertion apparatus to accommodate a particular number of signaling channels. In the illustrated embodiment, each signaling channel is assigned a particular row, column, and plane location that is the same for each frame, or over a set of frames. In alternate embodiments, a channel may be assigned multiple byte locations in each frame, or the byte locations may change over time.
- the channel processor stores channel data to respective regions of the unified memory as data is received from various access devices.
- the unified memory may be loaded, for instance, through the use of direct memory access (DMA) controllers.
- DMA direct memory access
- the processor selects a channel for servicing.
- the selected channel is serviced by reading data from a corresponding region in the unified memory and loading the data into a corresponding FIFO in a burst operation.
- the selection can be made based on a service cycle schedule.
- a service cycle may service in a variety of ways. For instance, where all the channels have the same data rate and all the FIFOs are the same size, all channels will generally be serviced equally often. For channels having different data rates and/or FIFO sizes, some channels may be serviced more often than others.
- one channel's data rate may require that a byte be inserted in every third frame, and another channel may require that a byte be inserted in every frame. If both channels have equally sized FIFOs, the second channel should be serviced three times for every one time the first channel is serviced.
- the process returns to store more data, select a channel for servicing, and load the respective FIFO. If no more data is to be inserted, the process stops.
- FIG. 10 demonstrates one embodiment of the hardware portion of an insertion apparatus.
- the insertion logic switches to an interface buffer comprising one or more FIFOs corresponding to the next signaling channel.
- the insertion logic cycles through the FIFOs much like the processor does, only at a much faster rate.
- the sequence of switching among FIFOs may depend on the data rate associated with the respective channels. A faster channel will be selected more often than a slower channel. Where all of the channels are equally fast, all of the channels will be selected equally often.
- the insertion logic identifies the next row, column, and plane having an available byte location to which the insertion logic has been programmed to write. Identifying the byte location may involve counting byte locations from the beginning of a frame, or counting rows, columns, and planes from the beginning of a frame, for data to be inserted in the section or line overhead (SOH or LOH). For data to be inserted in the path overhead (POH), the insertion logic inserts the data with respect to the position of the SPE boundary.
- the insertion logic may be programmed with the location of the SPE boundary or may identify the SPE boundary from a pointer in the LOH.
- the insertion logic inserts the byte of data in the identified byte location.
- the insert logic if there are multiple FIFOs in a channel, the insert logic returns to the next FIFO in block 1020 . If there are no more bytes to be inserted for the current channel in block 1040 , the process checks to see if it is to continue with the next channel. If so, the process returns to block 1010 . If the process is not to continue, the process ends.
- the present invention is incorporated into conventional SONET components.
- an alternate embodiment incorporates the functionality of the present invention into the framing process itself, as in element 410 of FIG. 4 . That is, as one or more data streams are framed or multiplexed into the payloads of SONET frames, the present invention can be used to similarly insert or multiplex additional signaling channels into the unused overhead of the SONET frames. Conversely, as one or more data streams are deframed or demultiplexed from the payloads of SONET frames, the present invention can be used to similarly extract or demultiplex additional signaling channels from the unused overhead of the SONET frames.
- FIG. 11 illustrates one embodiment of a hardware system intended to represent a broad category of computer systems such as personal computers, workstations, and/or embedded systems.
- the hardware system includes processor 1110 coupled to high speed bus 1105 , which is coupled to input/output (I/O) bus 1115 through bus bridge 1130 .
- Temporary memory 1120 is coupled to bus 1105 .
- Permanent memory 1140 is coupled to bus 1115 .
- I/O device(s) 1150 is also coupled to bus 1115 .
- I/O device(s) 1150 may include a display device, a keyboard, one or more external network interfaces, etc.
- temporary memory 1120 may be on-chip with processor 1110 .
- permanent memory 1140 may be eliminated and temporary memory 1120 may be replaced with an electrically erasable programmable read only memory (EEPROM), wherein software routines are executed in place from the EEPROM.
- EEPROM electrically erasable programmable read only memory
- Some implementations may employ a single bus, to which all of the components are coupled, or one or more additional buses and bus bridges to which various additional components can be coupled.
- Those skilled in the art will be familiar with a variety of alternate internal networks including, for instance, an internal network based on a high speed system bus with a memory controller hub and an I/O controller hub.
- Additional components may include additional processors, a CD ROM drive, additional memories, and other peripheral components known in the art.
- the present invention is implemented using one or more hardware systems such as the hardware system of FIG. 11 .
- the systems can be coupled to communicate over an external network, such as a local area network (LAN), an internet protocol (IP) network, etc.
- the present invention is implemented as software routines executed by one or more execution units within the computer(s).
- the software routines can be stored on a storage device, such as permanent memory 1140 .
- the software routines can be machine executable instructions 1210 stored using any machine readable storage medium 1220 , such as a diskette, CD-ROM, magnetic tape, digital video or versatile disk (DVD), laser disk, ROM, Flash memory, etc.
- the series of instructions need not be stored locally, and could be received from a remote storage device, such as a server on a network, a CD ROM device, a floppy disk, etc., through, for instance, I/O device(s) 1150 of FIG. 11 .
- the instructions may be copied from the storage device into temporary memory 1120 and then accessed and executed by processor 1110 .
- these software routines are written in the C programming language. It is to be appreciated, however, that these routines may be implemented in any of a wide variety of programming languages.
- the present invention is implemented in discrete hardware or firmware.
- one or more application specific integrated circuits ASICs
- one or more functions of the present invention could be implemented in one or more ASICs on additional circuit boards and the circuit boards could be inserted into the computer(s) described above.
- field programmable gate arrays FPGAs
- SPGA static programmable gate arrays
- a combination of hardware and software could be used to implement one or more functions of the present invention.
Abstract
Description
Claims (26)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/205,593 USRE43420E1 (en) | 2001-04-17 | 2008-09-05 | Utilizing available SONET overhead bytes for additional signaling channels |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/836,970 US7103044B1 (en) | 2001-04-17 | 2001-04-17 | Utilizing available SONET overhead bytes for additional signaling channels |
US12/205,593 USRE43420E1 (en) | 2001-04-17 | 2008-09-05 | Utilizing available SONET overhead bytes for additional signaling channels |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/836,970 Reissue US7103044B1 (en) | 2001-04-17 | 2001-04-17 | Utilizing available SONET overhead bytes for additional signaling channels |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE43420E1 true USRE43420E1 (en) | 2012-05-29 |
Family
ID=36939528
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/836,970 Ceased US7103044B1 (en) | 2001-04-17 | 2001-04-17 | Utilizing available SONET overhead bytes for additional signaling channels |
US11/469,403 Expired - Lifetime US7564849B2 (en) | 2001-04-17 | 2006-08-31 | Utilizing available SONET overhead bytes for additional signaling channels |
US12/205,593 Expired - Lifetime USRE43420E1 (en) | 2001-04-17 | 2008-09-05 | Utilizing available SONET overhead bytes for additional signaling channels |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/836,970 Ceased US7103044B1 (en) | 2001-04-17 | 2001-04-17 | Utilizing available SONET overhead bytes for additional signaling channels |
US11/469,403 Expired - Lifetime US7564849B2 (en) | 2001-04-17 | 2006-08-31 | Utilizing available SONET overhead bytes for additional signaling channels |
Country Status (1)
Country | Link |
---|---|
US (3) | US7103044B1 (en) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7103044B1 (en) | 2001-04-17 | 2006-09-05 | Keller Richard B | Utilizing available SONET overhead bytes for additional signaling channels |
CN100555922C (en) * | 2004-09-10 | 2009-10-28 | 华为技术有限公司 | A kind of method that realizes the grid network business recovery |
GB2419775B (en) * | 2004-10-28 | 2009-03-25 | Agilent Technologies Inc | Generation of data session records for mobile data communications networks |
US7583735B2 (en) | 2005-03-31 | 2009-09-01 | Adc Telecommunications, Inc. | Methods and systems for handling underflow and overflow in a software defined radio |
US20060227805A1 (en) * | 2005-03-31 | 2006-10-12 | Adc Telecommunications, Inc. | Buffers handling multiple protocols |
US7593450B2 (en) * | 2005-03-31 | 2009-09-22 | Adc Telecommunications, Inc. | Dynamic frequency hopping |
US7640019B2 (en) * | 2005-03-31 | 2009-12-29 | Adc Telecommunications, Inc. | Dynamic reallocation of bandwidth and modulation protocols |
US7423988B2 (en) | 2005-03-31 | 2008-09-09 | Adc Telecommunications, Inc. | Dynamic reconfiguration of resources through page headers |
US20060223514A1 (en) * | 2005-03-31 | 2006-10-05 | Adc Telecommunications, Inc. | Signal enhancement through diversity |
US7398106B2 (en) | 2005-03-31 | 2008-07-08 | Adc Telecommunications, Inc. | Dynamic readjustment of power |
US7746903B2 (en) * | 2006-03-07 | 2010-06-29 | Harris Corporation | SONET management and control channel improvement |
US7948904B1 (en) * | 2006-07-13 | 2011-05-24 | Juniper Networks, Inc. | Error detection for data frames |
US9210674B2 (en) * | 2012-03-26 | 2015-12-08 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Base station timing control using synchronous transport signals |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5040170A (en) | 1988-12-09 | 1991-08-13 | Transwitch Corporation | System for cross-connecting high speed digital signals |
US5526349A (en) * | 1994-04-15 | 1996-06-11 | Dsc Communications Corporation | Data formats for telecommunications networks |
US5532862A (en) * | 1994-03-16 | 1996-07-02 | Fujitsu Limited | Line switching system |
US5901137A (en) * | 1995-05-10 | 1999-05-04 | Nec Corporation | Control signal transferring system |
US6269081B1 (en) * | 1994-04-29 | 2001-07-31 | Newbridge Networks Corporation | Communications system for receiving and transmitting data cells |
US6349092B1 (en) * | 1998-11-16 | 2002-02-19 | Cisco Systems, Inc. | BLSR node extension |
US6389036B1 (en) | 1998-12-17 | 2002-05-14 | Harris Breedband Wireless Access, Inc. | Airlink transport container |
US20020191640A1 (en) | 2001-05-31 | 2002-12-19 | International Business Machines Corporation | Multi-protocol agile framer |
US6580731B1 (en) | 2001-05-18 | 2003-06-17 | Network Elements, Inc. | Multi-stage SONET overhead processing |
US6600741B1 (en) * | 1999-03-25 | 2003-07-29 | Lucent Technologies Inc. | Large combined broadband and narrowband switch |
US6608844B1 (en) | 1999-09-07 | 2003-08-19 | Alcatel Usa Sourcing, L.P. | OC-3 delivery unit; timing architecture |
US6639896B1 (en) * | 1999-04-01 | 2003-10-28 | Diva Systems Corporation | Asynchronous serial interface (ASI) ring network for digital information distribution |
US6831932B1 (en) * | 2000-07-14 | 2004-12-14 | Level 3 Communications, Inc. | Transfer of SONET traffic over a packet-switched network |
US6870860B1 (en) | 2000-04-19 | 2005-03-22 | Ciena Corporation | Semi-transparent time division multiplexer/demultiplexer |
US6961348B2 (en) | 1999-07-14 | 2005-11-01 | Wuhan Research Institute Of Post And Telecommunications, M.I.I. | Data transmission apparatus and method for transmitting data between physical layer side device and network layer device |
US6963561B1 (en) | 2000-12-15 | 2005-11-08 | Atrica Israel Ltd. | Facility for transporting TDM streams over an asynchronous ethernet network using internet protocol |
US6973084B1 (en) * | 2000-02-23 | 2005-12-06 | Cypress Semiconductor Corp. | Hybrid data transport scheme over optical networks |
US7046665B1 (en) * | 1999-10-26 | 2006-05-16 | Extreme Networks, Inc. | Provisional IP-aware virtual paths over networks |
US7079543B1 (en) | 1999-09-03 | 2006-07-18 | Cisco Technology, Inc. | Method and system for transmitting traffic having disparate rate components |
US7110396B2 (en) | 2001-08-20 | 2006-09-19 | Ciena Corporation | System for transporting sub-rate data over a communication network |
US7564849B2 (en) | 2001-04-17 | 2009-07-21 | Keller Richard B | Utilizing available SONET overhead bytes for additional signaling channels |
-
2001
- 2001-04-17 US US09/836,970 patent/US7103044B1/en not_active Ceased
-
2006
- 2006-08-31 US US11/469,403 patent/US7564849B2/en not_active Expired - Lifetime
-
2008
- 2008-09-05 US US12/205,593 patent/USRE43420E1/en not_active Expired - Lifetime
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5040170A (en) | 1988-12-09 | 1991-08-13 | Transwitch Corporation | System for cross-connecting high speed digital signals |
US5532862A (en) * | 1994-03-16 | 1996-07-02 | Fujitsu Limited | Line switching system |
US5526349A (en) * | 1994-04-15 | 1996-06-11 | Dsc Communications Corporation | Data formats for telecommunications networks |
US6269081B1 (en) * | 1994-04-29 | 2001-07-31 | Newbridge Networks Corporation | Communications system for receiving and transmitting data cells |
US5901137A (en) * | 1995-05-10 | 1999-05-04 | Nec Corporation | Control signal transferring system |
US6349092B1 (en) * | 1998-11-16 | 2002-02-19 | Cisco Systems, Inc. | BLSR node extension |
US6389036B1 (en) | 1998-12-17 | 2002-05-14 | Harris Breedband Wireless Access, Inc. | Airlink transport container |
US6600741B1 (en) * | 1999-03-25 | 2003-07-29 | Lucent Technologies Inc. | Large combined broadband and narrowband switch |
US6639896B1 (en) * | 1999-04-01 | 2003-10-28 | Diva Systems Corporation | Asynchronous serial interface (ASI) ring network for digital information distribution |
US6961348B2 (en) | 1999-07-14 | 2005-11-01 | Wuhan Research Institute Of Post And Telecommunications, M.I.I. | Data transmission apparatus and method for transmitting data between physical layer side device and network layer device |
US7079543B1 (en) | 1999-09-03 | 2006-07-18 | Cisco Technology, Inc. | Method and system for transmitting traffic having disparate rate components |
US6608844B1 (en) | 1999-09-07 | 2003-08-19 | Alcatel Usa Sourcing, L.P. | OC-3 delivery unit; timing architecture |
US7046665B1 (en) * | 1999-10-26 | 2006-05-16 | Extreme Networks, Inc. | Provisional IP-aware virtual paths over networks |
US6973084B1 (en) * | 2000-02-23 | 2005-12-06 | Cypress Semiconductor Corp. | Hybrid data transport scheme over optical networks |
US6870860B1 (en) | 2000-04-19 | 2005-03-22 | Ciena Corporation | Semi-transparent time division multiplexer/demultiplexer |
US6831932B1 (en) * | 2000-07-14 | 2004-12-14 | Level 3 Communications, Inc. | Transfer of SONET traffic over a packet-switched network |
US6963561B1 (en) | 2000-12-15 | 2005-11-08 | Atrica Israel Ltd. | Facility for transporting TDM streams over an asynchronous ethernet network using internet protocol |
US7564849B2 (en) | 2001-04-17 | 2009-07-21 | Keller Richard B | Utilizing available SONET overhead bytes for additional signaling channels |
US20030198232A1 (en) | 2001-05-18 | 2003-10-23 | Denton I. Claude | Multi-stage SONET overhead processing |
US6580731B1 (en) | 2001-05-18 | 2003-06-17 | Network Elements, Inc. | Multi-stage SONET overhead processing |
US20020191640A1 (en) | 2001-05-31 | 2002-12-19 | International Business Machines Corporation | Multi-protocol agile framer |
US7110396B2 (en) | 2001-08-20 | 2006-09-19 | Ciena Corporation | System for transporting sub-rate data over a communication network |
Non-Patent Citations (5)
Title |
---|
Notice of Allowance, issued in U.S. Appl. No. 09/836,970, mailed Apr. 20, 2006. |
Notice of Allowance, issued in U.S. Appl. No. 11/469,403, mailed Feb. 11, 2009. |
Office Action, issued in U.S. Appl. No. 09/836,970, mailed Nov. 2, 2004. |
Office Action, issued in U.S. Appl. No. 09/836,970, mailed Sep. 20, 2005. |
Office Action, issued in U.S. Appl. No. 11/469,403, mailed Sep. 30, 2008. |
Also Published As
Publication number | Publication date |
---|---|
US20070133616A1 (en) | 2007-06-14 |
US7564849B2 (en) | 2009-07-21 |
US7103044B1 (en) | 2006-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE43420E1 (en) | Utilizing available SONET overhead bytes for additional signaling channels | |
US7746907B2 (en) | Multi-stage SONET overhead processing | |
US8289962B2 (en) | Multi-component compatible data architecture | |
US8532094B2 (en) | Multi-network compatible data architecture | |
EP2127167B1 (en) | Multiplexed data stream circuit architecture | |
CN101569147B (en) | Multi-component compatible data architecture | |
US6965619B2 (en) | Flexible multiplexer/demultiplexer and method for transport of optical line data to a wide/metro area link | |
US9106439B2 (en) | System for TDM data transport over Ethernet interfaces | |
US7961751B2 (en) | Multiplexed data stream timeslot map | |
EP2127216B1 (en) | Bandwidth reuse in multiplexed data stream | |
WO2021013025A1 (en) | Data receiving method and apparatus, and data sending method and apparatus | |
US7894477B2 (en) | Framing mobile communication signals for analysis | |
US20030021270A1 (en) | Method of transporting frames of information between parts of a network through an intermediate network | |
US6791991B1 (en) | Channel sequencing using a round-robin scheduler | |
CN117413472A (en) | System and method for performing rate adaptation on Constant Bit Rate (CBR) client data having a variable number of idle blocks for transmission over a Metropolitan Transport Network (MTN) | |
CN117203916A (en) | System and method for performing rate adaptation on Constant Bit Rate (CBR) client data with a fixed number of idle blocks for transmission over a metropolitan area transport network (MTN) | |
CN117441301A (en) | System and method for performing rate adaptation and multiplexing on Constant Bit Rate (CBR) client data for transmission over a metropolitan area transport network (MTN) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TRIQUINT SEMICONDUCTOR, INC., OREGON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NETWORK ELEMENTS, INC.;REEL/FRAME:025621/0140 Effective date: 20041217 Owner name: NETWORK ELEMENTS, INC., OREGON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KELLER, RICHARD B;DENTON, I CLAUDE;REEL/FRAME:025621/0077 Effective date: 20010404 Owner name: NULL NETWORKS LLC, NEVADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRIQUINT SEMICONDUCTOR, INC.;REEL/FRAME:025621/0194 Effective date: 20050908 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: XYLON LLC, NEVADA Free format text: MERGER;ASSIGNOR:NULL NETWORKS LLC;REEL/FRAME:037057/0156 Effective date: 20150813 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |