WO1991004633A1 - I.c. sensor - Google Patents

I.c. sensor Download PDF

Info

Publication number
WO1991004633A1
WO1991004633A1 PCT/GB1990/001452 GB9001452W WO9104633A1 WO 1991004633 A1 WO1991004633 A1 WO 1991004633A1 GB 9001452 W GB9001452 W GB 9001452W WO 9104633 A1 WO9104633 A1 WO 9104633A1
Authority
WO
WIPO (PCT)
Prior art keywords
charge
cell
integrated circuit
amplifier
array
Prior art date
Application number
PCT/GB1990/001452
Other languages
French (fr)
Inventor
Peter Brian Denyer
Original Assignee
Vlsi Vision Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB898921538A external-priority patent/GB8921538D0/en
Application filed by Vlsi Vision Limited filed Critical Vlsi Vision Limited
Priority to DE69014307T priority Critical patent/DE69014307T2/en
Priority to EP90914078A priority patent/EP0493455B1/en
Publication of WO1991004633A1 publication Critical patent/WO1991004633A1/en
Priority to GB9206163A priority patent/GB2252886B/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/14Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices
    • H04N3/15Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation
    • H04N3/1506Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation with addressing of the image-sensor elements
    • H04N3/1512Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation with addressing of the image-sensor elements for MOS image-sensors, e.g. MOS-CCD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14681Bipolar transistor imagers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/71Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/75Circuitry for providing, modifying or processing image signals from the pixel array
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/76Addressed sensors, e.g. MOS or CMOS sensors
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/76Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/78Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters

Definitions

  • the present invention relates to the design of integrated circuits for realising array image sensors in standard integrated circuit technology.
  • Solid state image sensors are presently realised in two common forms:
  • a complete sensor subsystem therefore typically requires an assembly of many components (often between 10 and 100 components to realise a simple camera function) with consequent implications of high production costs, power consumption and physical size.
  • Diode array sensors are commonly based on a two dimensional array of photodiodes implemented as the reverse-biased semiconductor junctions of the type normally used to form the source and drain regions of MOS transistors.
  • a high reverse bias is applied (typically of the order of 3 volts or greater) and the diode then is electrically isolated and exposed to light or other radiation to be detected.
  • Incident radiation increases the reverse-bias leakage current to the diode and this current is effectively integrated on the reverse-bias capacitance of the isolated junction causing a reduction in the reverse-bias potential.
  • the use of such techniques for conversion of radiation to electronic charge and potential is well known and practiced. In particular this technique is used in MOS diode array type sensors.
  • a single MOS transistor controls access to the diode for the purpose of writing to the cell (that is, resetting to a high reverse-bias) and reading from it by connecting the diode to a bit-line (ie sense line or column line) and thence ultimately to charge-sensing circuits which convert the charge stored within the cell to an output voltage.
  • the array is accessed in scan-line format whereby the array is read as consecutive rows, and within each row by consecutive pixels.
  • This process is also commonly practiced and involves enabling each row of cells by a "word-line" which is connected in common to the access transistor gates of all cells in the row.
  • Digital circuitry is used to generate and to drive the necessary pattern of word-line signals. Normally this circuitry may take the form of a shift register. As each word-line is enabled, one row of cells is connected to bit-lines and thereby to peripheral circuitry at the top of the array. Further digital circuitry produces enabling signals that control analogue switching or sense circuitry to enable the signals on consecutive bit-lines to be connected to the output. Again the shift-register function may be used to realise the digital circuitry.
  • MOS array sensors For these reasons it has been conventional practice for MOS array sensors to include only a simple analogue switch (for example, a MOS pass-transistor) to enable the bit-line to be connected to a common read out line and thence to a common charge sense amplifier.
  • a simple analogue switch for example, a MOS pass-transistor
  • MOS pass-transistor for example, a MOS pass-transistor
  • An object of the present invention is to overcome at least one of the aforementioned disadvantages.
  • the analogue charge sense amplifier includes two basic amplification stages.
  • a first amplifier stage performs a preliminary detection of the charge accummulated in the cell and converts this charge to a voltage which is capacitively stored prior to read out. The voltages are read out to a second amplifier stage which produces the required output.
  • an integrated circuit for use as an image array sensor said integrated circuit comprising,
  • each sensing cell having a photodiode and a transistor for reading from and writing to the photodiode
  • horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column of the array
  • each of said analogue switch means being also connected by a common conductor to a sensing amplifier forming the output of the integrated circuit said integrated circuit being characterised in that:
  • each of said analogue switch means includes first charge sensing amplifier means which provides a preliminary detection of charge created on each cell in response to radiation impinging thereon by converting the detected charge to a voltage using a first charge integrating circuit and capacitively storing the voltage in storage means, in the form of a charge corresponding to the cell charge, that second charge sensing amplifier means are selectively coupled via a switch to said storage means for providing an output signal to the off-circuit read device, said output signal being a voltage proportional to the charge in said first storage means.
  • the cell being "read” is reset using a signal from the vertical scan means and signals generated off-circuit of the array whilst being isolated from the signal stored in the storage means.
  • the second charge sensing amplifier means is a second charge integrating circuit.
  • the first charge integrating circuit comprises an inverter consisting of two transistors arranged to provide negative gain and at least one capacitor located between input and output terminals of the inverter to provide charge integration via negative feedback to provide a voltage at an output of the invertor.
  • the invertor consists of one transistor and one resistor or an operational amplifier and at least one capacitor.
  • the integrated circuit may be fabricated using a technology selected from the group consisting of CMOS, PMOS, NMOS, Bipolar, BiMOS, BiCMOS or amorphous silicon technologies.
  • a method of detecting radiation incident upon an image sensor fabricated using integrated circuit technology in which the integrated circuit comprises a two dimensional array of image sensing cells, each image sensing cell having a photodiode and a transistor for reading to and writing from the photodiode, horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column in the array, and analogue switch means connected between each column and said horizontal scan means for receiving image data from each of said cells, each of said analogue switch means being also connected by a conductor to a sensing amplifier having its output connected to an external read-device for reading image signals from said sensing amplifier, said method being characterised by the steps of:-
  • each analogue switch to incorporate a charge sense amplifier capable of reading a specific cell by generating a voltage to balance charge in the cell created in response to incident radiation
  • the cell is isolated from the storage means using a switch which is actuated in response to off-circuit signals; and during the period when the cell is isolated the cell is reset by a combination of signals from the horizontal scan line and off-circuit signals.
  • Fig. 1 depicts the architecture of an array image sensor incorporating an analogue charge sense amplifier in accordance with an embodiment of the present invention
  • Fig. 2 depicts a circuit diagram of a complete analogue circuit for each charge amplifier incorporating a charge sense amplifier in accordance with an embodiment of the present invention
  • Fig. 3 depicts timing waveforms for the operation of the circuitry shown in Fig. 2 of the drawings.
  • Figs. 4a, b, c and d are circuit diagrams of column sense amplifiers for use in CMOS, nMOS, Bipolar and BiMOS technologies respectively and Fig. 4e is a diagram of the operational amplifier used.
  • Fig. 1 of the drawings depicts an array image sensor generally indicated by reference 10 which consists of an array of pixels 12 laid out in generally rectangular format in rows and columns. Each pixel 12 in a row is connected to a common horizontal line called a word-line 14 and each word line is connected to digital circuitry 16 which is used to generate and drive the necessary pattern of word line signals.
  • This circuitry 16 generally takes the form of a shift register.
  • Each vertical column of pixels is connected to a common conductor known as a bit-line 18 which is connected to a respective analogue switch sense amplifier circuit 20.
  • each amplifier 20 includes the novel charge sense amplifier circuit.
  • Amplifiers 20 are identical and only one will be described in detail for clarity although it will be understood that the description is applicable to all other such amplifiers.
  • the amplifier 20 has two inputs 19,21 and one output 22.
  • the input 21 coupled to a common digital circuit 24 which produces enabling signals that control the analogue or sense amplifier circuits 20 to enable the signals on consecutive bit-lines to be connected to the output of the array image sensor 10.
  • the digital circuitry 24 is realised by a shift register.
  • the output of each amplifier 20 is connected to a common conductor 26 which functions as a common read out line and which is connected to a sense amplifier 28.
  • the amplifier 28 has an output 30 from which the output of the integrated circuit is taken and the operation of this will be later described in detail with reference to Figs. 2 and 3 of the drawings.
  • FIG. 2 of the drawings is circuit diagram of the analogue circuit chain including an image integration cell generally indicated by reference numeral 32, a column sense amplifier generally indicated by reference numeral 34 and an output amplifier generally indicated by reference numeral 36.
  • the image integration cell 32 is a pixel 12 which is connected to a word line 14 and to a bit line 18.
  • Each pixel or image integration cell 32 consists of a diode 40 coupled to a transistor 42.
  • the column sense amplifier 34 consists of a transistor 44 and an invertor circuit generally indicated by reference numeral 46.
  • stage 46 is important to the success of the circuit in this embodiment and it is centered on a CMOS invertor realised by transistors 48 and 50 which provides a negative gain of the order of -100.
  • a capacitor 52 is connected between the bit-line 18 and the output 54 of - li ⁇ the invertor circuit 46 which provides charge integration on bit-line 18 via negative feedback to produce a voltage at node 54 because this arrangement acts as an integrating circuit and the integrator is reset prior to each sensing operation by transistor 58 which balances the invertor 48, 50 within its high-gain operating region.
  • the voltage is then sampled through a transmission gate formed by transistors 60, 62 onto a capacitor 64 where it is stored temporarily. Under the control of read-out signal 66 acting through transistor 68 the voltage stored in capacitor 64 is connected to read-out line 26 and then to the second amplifier stage 36.
  • Amplifier stage 36 also operates in a charge sensing mode using the invertor provided by transistors 70, 72 which are connected in an identical manner to the transistors of invertor 46. Negative gain is also provided and a capacitor 74 integrates the charge of negative feed back and the transistor 76 serves to reset the integrator in the same way as transistor 58 of invertor 46, by balancing the transistors 70, 72 of the invertor prior to the output of each sample.
  • Fig. 2 The operation of the circuitry shown in Fig. 2 will be best described with reference to also Fig. 3 of the drawings.
  • the first part of the waveforms relates to the column sense amplifier 34 and the second part of the waveforms relates to the output of amplifier 36.
  • the sense amplifier 34 is reset by turning on transistor 58 (Fig.3a).
  • Transistors 48 and 50 of invertor 46 balance to a potential to around VDD/2 and this potential is also driven on to the bit-line 18.
  • the sense operation is enabled, as seen in Fig. 3b, by first turning off transistor 58 and then turning on transistor 42 via the word-line 14.
  • Negative feedback in the sense amplifier maintains the bit-line potential by adjusting the potential across the capacitor 52 to source or sink charge as necessary.
  • the potential of the cell diode is brought to the balance potential as seen in Fig.3c, and the transfer charge necessary to achieve this is provided by capacitor 52, which integrates the net charge movement and provides a residual potential at node 54 in proportion to the charge detected.
  • the voltage on node 54 is sampled (Fig.3d) by activating transistor 62 and the result is held on capacitor 64 as shown in Fig.3e.
  • the diode 40 within image sensing cell is then reset by forcing a high voltage on the bit line 18 via transistor 44 whilst the word-line 14 is still activated (Fig.3f).
  • the word line 14 is then turned off trapping the reset value on diode 40 and enabling it to recommence integration.
  • the sense amplifier 32 is then ready to commence its operational cycle. Within each cycle, the value stored on the capacitor 64 is scanned out and the information in the vertical shift register is shifted by one row to enable the sense operation to commence again at the next row in the array.
  • capacitor 64 The value on capacitor 64 is scanned out under the control of read-out transistor 68 to output amplifier 36.
  • the transistors 70, 72 balance to a potential of around Vdd/2 (Fig.3g).
  • the sense operation is enabled in the same way by turning off transistor 76 and turning on transistor 68 (Fig.3h) .
  • Negative feedback results in the potential being adjusted across the capacitor 74 so that the potential across amplifier is brought to the balance potential (Fig.3i).
  • Capacitor 74 integrates the charge to provide an output potential at node 77 in the same way as with sense amplifier 34.
  • the potential at node 77 is the output corresponding to the initial charge on the cell 32.
  • the sense amplifiers 34 perform charge detection and produce a steady output voltage within approximately 6 micro-seconds with a Vdd supply of 5 volts and a signal range at the output of the sense amplifier in the range 1.5 to 3.5 volts.
  • the gain of the sense amplifier 34 is controlled by the value of the feedback capacitor 52. If the gain of the invertor amplifier 46 is sufficiently high then the gain of the whole sense amplifier 34 depends to first order only on the value of the feed back capacitor 52. Under this assumption
  • a Q is the change in bit-line charge caused by opening the cell access transistor.
  • the circuit hereinbefore described is reasonably immune to column-to-column variations in sensitivity because the dominant gain factor is provided by capacitor 52 and this can be well matched between columns within one chip, although its absolute value may vary significantly between chips.
  • the other predominant source of variation is caused by differences in the invertor amplifier characteristics, and especially threshhold variations in transistors 48 and 50, which affect the balance potential. These variations can of the order of several millivolts typically and their effect is minimised by using the largest practical voltage range of node 54.
  • Figs. 4a-e depict alternative forms of invertor for use with the column sense amplifiers for different technologies; invertors for CMOS, nMOS, Bipolar and BiMOS are shown as is the operational amplifier which could also be used.
  • An advantage of the present arrangement is that the circuitry is able to be implemented within a restricted cell pitch and performs successful preliminary charge sensing as close as practicable to the cell site. Furthermore the power and area is kept low in the part of the design that is repeated many times and the problem of amplifying mismatching due to process variations has been minimised.
  • a further advantage of the described embodiment is that only those components available in common CMOS technology are used and the circuits operate within the normal breakdown potential of this technology, with a nominal supply voltage at or around 5 volts.

Abstract

An integrated circuit image array sensor is described in which charge sensing circuitry is implemented within a restricted cell pitch and which performs preliminary charge sensing as close as practicable to the cell site. The compact array is realised by incorporating a charge sensing amplifier (20) at the top of each array bit-line (18). Each charge sensing amplifier (20) has two amplification stages (34, 36); the first stage (34) performs preliminary detection of the charge accumulating in a cell (32) in response to incident radiation by converting this to a voltage which is stored capacitively prior to read-out, and the second stage (36) produces the required output. The circuit design is described as realised on CMOS but can be realised in a number of different fabrication technologies.

Description

I.C. SENSOR The present invention relates to the design of integrated circuits for realising array image sensors in standard integrated circuit technology.
Solid state image sensors are presently realised in two common forms:
Charge Coupled Devices and MOS diode arrays. Both forms require specialised fabrication processes to suit them for image sensing and both forms also require substantial electronic circuits external to the sensing chip in order to drive the arrays and to process the output signal. A complete sensor subsystem therefore typically requires an assembly of many components (often between 10 and 100 components to realise a simple camera function) with consequent implications of high production costs, power consumption and physical size.
Diode array sensors are commonly based on a two dimensional array of photodiodes implemented as the reverse-biased semiconductor junctions of the type normally used to form the source and drain regions of MOS transistors. A high reverse bias is applied (typically of the order of 3 volts or greater) and the diode then is electrically isolated and exposed to light or other radiation to be detected. Incident radiation increases the reverse-bias leakage current to the diode and this current is effectively integrated on the reverse-bias capacitance of the isolated junction causing a reduction in the reverse-bias potential. The use of such techniques for conversion of radiation to electronic charge and potential is well known and practiced. In particular this technique is used in MOS diode array type sensors. In these sensors a single MOS transistor controls access to the diode for the purpose of writing to the cell (that is, resetting to a high reverse-bias) and reading from it by connecting the diode to a bit-line (ie sense line or column line) and thence ultimately to charge-sensing circuits which convert the charge stored within the cell to an output voltage.
Typically the array is accessed in scan-line format whereby the array is read as consecutive rows, and within each row by consecutive pixels. This process is also commonly practiced and involves enabling each row of cells by a "word-line" which is connected in common to the access transistor gates of all cells in the row. Digital circuitry is used to generate and to drive the necessary pattern of word-line signals. Normally this circuitry may take the form of a shift register. As each word-line is enabled, one row of cells is connected to bit-lines and thereby to peripheral circuitry at the top of the array. Further digital circuitry produces enabling signals that control analogue switching or sense circuitry to enable the signals on consecutive bit-lines to be connected to the output. Again the shift-register function may be used to realise the digital circuitry.
In order to realise a compact array it is desirable to maintain a small cell pitch, typically 20 microns or less horizontally and vertically, although the cell aspect ratio need not be square. This small pitch poses significant design problems in realising the vertical and horizontal scan register circuit and it is also a serious constraint on the realisation of analogue sense and switching circuitry located at the top of each bit line.
For these reasons it has been conventional practice for MOS array sensors to include only a simple analogue switch (for example, a MOS pass-transistor) to enable the bit-line to be connected to a common read out line and thence to a common charge sense amplifier. The requirements of the sense amplifier in the terms of sensitivity, dynamic range and speed are quite formidable considering the small charge originally resident at the cell site within the array, that the amplifier is required to sense. The design of such an amplifier can therefore become quite sophisticated and the present common practice is to realise such an amplifier in external circuitry.
Therefore this sensing amplifier and the tenuous connection to it becomes a critical factor in limiting the performance of the sensor system.
An object of the present invention is to overcome at least one of the aforementioned disadvantages.
This is achieved by including an analogue charge sense amplifier within the amplifying circuit at the top of each bit-line. The analogue charge sensor amplifier includes two basic amplification stages. A first amplifier stage performs a preliminary detection of the charge accummulated in the cell and converts this charge to a voltage which is capacitively stored prior to read out. The voltages are read out to a second amplifier stage which produces the required output.
According to one aspect of the invention there is provided an integrated circuit for use as an image array sensor, said integrated circuit comprising,
a two-dimensional array of sensing cells, each sensing cell having a photodiode and a transistor for reading from and writing to the photodiode,
horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column of the array,
analogue switch means connected between each column and the horizontal scan means for receiving image data from said cells, each of said analogue switch means being also connected by a common conductor to a sensing amplifier forming the output of the integrated circuit said integrated circuit being characterised in that:-
each of said analogue switch means includes first charge sensing amplifier means which provides a preliminary detection of charge created on each cell in response to radiation impinging thereon by converting the detected charge to a voltage using a first charge integrating circuit and capacitively storing the voltage in storage means, in the form of a charge corresponding to the cell charge, that second charge sensing amplifier means are selectively coupled via a switch to said storage means for providing an output signal to the off-circuit read device, said output signal being a voltage proportional to the charge in said first storage means.
Conveniently, the cell being "read" is reset using a signal from the vertical scan means and signals generated off-circuit of the array whilst being isolated from the signal stored in the storage means. Conveniently the second charge sensing amplifier means is a second charge integrating circuit.
Preferably also the first charge integrating circuit comprises an inverter consisting of two transistors arranged to provide negative gain and at least one capacitor located between input and output terminals of the inverter to provide charge integration via negative feedback to provide a voltage at an output of the invertor. Alternatively, the invertor consists of one transistor and one resistor or an operational amplifier and at least one capacitor.
The integrated circuit may be fabricated using a technology selected from the group consisting of CMOS, PMOS, NMOS, Bipolar, BiMOS, BiCMOS or amorphous silicon technologies.
According to another aspect of the invention as provided a method of detecting radiation incident upon an image sensor fabricated using integrated circuit technology in which the integrated circuit comprises a two dimensional array of image sensing cells, each image sensing cell having a photodiode and a transistor for reading to and writing from the photodiode, horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column in the array, and analogue switch means connected between each column and said horizontal scan means for receiving image data from each of said cells, each of said analogue switch means being also connected by a conductor to a sensing amplifier having its output connected to an external read-device for reading image signals from said sensing amplifier, said method being characterised by the steps of:-
modifying each analogue switch to incorporate a charge sense amplifier capable of reading a specific cell by generating a voltage to balance charge in the cell created in response to incident radiation,
storing the voltage capacitively in the charge sense amplifier in the form of a charge corresponding to the cell charge, and
reading out the capacitively stored information in the charge sense amplififer to an output amplifier.
Conveniently when the voltage is capacitively stored in said sense amplifier, the cell is isolated from the storage means using a switch which is actuated in response to off-circuit signals; and during the period when the cell is isolated the cell is reset by a combination of signals from the horizontal scan line and off-circuit signals.
These and other aspects of the present invention will become apparent from the following description when taken in combination with the accompanying drawings in which:-
Fig. 1 depicts the architecture of an array image sensor incorporating an analogue charge sense amplifier in accordance with an embodiment of the present invention;
Fig. 2 depicts a circuit diagram of a complete analogue circuit for each charge amplifier incorporating a charge sense amplifier in accordance with an embodiment of the present invention;
Fig. 3 depicts timing waveforms for the operation of the circuitry shown in Fig. 2 of the drawings, and
Figs. 4a, b, c and d are circuit diagrams of column sense amplifiers for use in CMOS, nMOS, Bipolar and BiMOS technologies respectively and Fig. 4e is a diagram of the operational amplifier used. Reference is first made to Fig. 1 of the drawings which depicts an array image sensor generally indicated by reference 10 which consists of an array of pixels 12 laid out in generally rectangular format in rows and columns. Each pixel 12 in a row is connected to a common horizontal line called a word-line 14 and each word line is connected to digital circuitry 16 which is used to generate and drive the necessary pattern of word line signals. This circuitry 16 generally takes the form of a shift register. Each vertical column of pixels is connected to a common conductor known as a bit-line 18 which is connected to a respective analogue switch sense amplifier circuit 20. In the case of the present embodiment, as will be later described in detail, each amplifier 20 includes the novel charge sense amplifier circuit. Amplifiers 20 are identical and only one will be described in detail for clarity although it will be understood that the description is applicable to all other such amplifiers.
The amplifier 20 has two inputs 19,21 and one output 22. The input 21 coupled to a common digital circuit 24 which produces enabling signals that control the analogue or sense amplifier circuits 20 to enable the signals on consecutive bit-lines to be connected to the output of the array image sensor 10. Conveniently the digital circuitry 24 is realised by a shift register. The output of each amplifier 20 is connected to a common conductor 26 which functions as a common read out line and which is connected to a sense amplifier 28. The amplifier 28 has an output 30 from which the output of the integrated circuit is taken and the operation of this will be later described in detail with reference to Figs. 2 and 3 of the drawings.
Reference is now made to Fig. 2 of the drawings which is circuit diagram of the analogue circuit chain including an image integration cell generally indicated by reference numeral 32, a column sense amplifier generally indicated by reference numeral 34 and an output amplifier generally indicated by reference numeral 36. The image integration cell 32 is a pixel 12 which is connected to a word line 14 and to a bit line 18. Each pixel or image integration cell 32 consists of a diode 40 coupled to a transistor 42.
The column sense amplifier 34 consists of a transistor 44 and an invertor circuit generally indicated by reference numeral 46. The design of stage 46 is important to the success of the circuit in this embodiment and it is centered on a CMOS invertor realised by transistors 48 and 50 which provides a negative gain of the order of -100. A capacitor 52 is connected between the bit-line 18 and the output 54 of - li ¬ the invertor circuit 46 which provides charge integration on bit-line 18 via negative feedback to produce a voltage at node 54 because this arrangement acts as an integrating circuit and the integrator is reset prior to each sensing operation by transistor 58 which balances the invertor 48, 50 within its high-gain operating region. Once the bit-line charge has been sensed in this manner and the voltage, as a result, has stabilised at node 54, the voltage is then sampled through a transmission gate formed by transistors 60, 62 onto a capacitor 64 where it is stored temporarily. Under the control of read-out signal 66 acting through transistor 68 the voltage stored in capacitor 64 is connected to read-out line 26 and then to the second amplifier stage 36.
Amplifier stage 36 also operates in a charge sensing mode using the invertor provided by transistors 70, 72 which are connected in an identical manner to the transistors of invertor 46. Negative gain is also provided and a capacitor 74 integrates the charge of negative feed back and the transistor 76 serves to reset the integrator in the same way as transistor 58 of invertor 46, by balancing the transistors 70, 72 of the invertor prior to the output of each sample.
The operation of the circuitry shown in Fig. 2 will be best described with reference to also Fig. 3 of the drawings. In the timing waveforms for the operation of Fig. 2 the first part of the waveforms relates to the column sense amplifier 34 and the second part of the waveforms relates to the output of amplifier 36.
In operation the sense amplifier 34 is reset by turning on transistor 58 (Fig.3a). Transistors 48 and 50 of invertor 46 balance to a potential to around VDD/2 and this potential is also driven on to the bit-line 18. The sense operation is enabled, as seen in Fig. 3b, by first turning off transistor 58 and then turning on transistor 42 via the word-line 14. Negative feedback in the sense amplifier maintains the bit-line potential by adjusting the potential across the capacitor 52 to source or sink charge as necessary. Thus the potential of the cell diode is brought to the balance potential as seen in Fig.3c, and the transfer charge necessary to achieve this is provided by capacitor 52, which integrates the net charge movement and provides a residual potential at node 54 in proportion to the charge detected.
Once the invertor 46 has settled, the voltage on node 54 is sampled (Fig.3d) by activating transistor 62 and the result is held on capacitor 64 as shown in Fig.3e. The diode 40 within image sensing cell is then reset by forcing a high voltage on the bit line 18 via transistor 44 whilst the word-line 14 is still activated (Fig.3f). The word line 14 is then turned off trapping the reset value on diode 40 and enabling it to recommence integration. Thus the sense amplifier 32 is then ready to commence its operational cycle. Within each cycle, the value stored on the capacitor 64 is scanned out and the information in the vertical shift register is shifted by one row to enable the sense operation to commence again at the next row in the array.
The value on capacitor 64 is scanned out under the control of read-out transistor 68 to output amplifier 36. As with invertor 46, the transistors 70, 72 balance to a potential of around Vdd/2 (Fig.3g). The sense operation is enabled in the same way by turning off transistor 76 and turning on transistor 68 (Fig.3h) . Negative feedback results in the potential being adjusted across the capacitor 74 so that the potential across amplifier is brought to the balance potential (Fig.3i). Capacitor 74 integrates the charge to provide an output potential at node 77 in the same way as with sense amplifier 34. The potential at node 77 is the output corresponding to the initial charge on the cell 32.
It will be appreciated that using a contemporary two-micron CMOS process the sense amplifiers 34 perform charge detection and produce a steady output voltage within approximately 6 micro-seconds with a Vdd supply of 5 volts and a signal range at the output of the sense amplifier in the range 1.5 to 3.5 volts. The gain of the sense amplifier 34 is controlled by the value of the feedback capacitor 52. If the gain of the invertor amplifier 46 is sufficiently high then the gain of the whole sense amplifier 34 depends to first order only on the value of the feed back capacitor 52. Under this assumption
Δvout = Δ_Q
where A Q is the change in bit-line charge caused by opening the cell access transistor.
The circuit hereinbefore described is reasonably immune to column-to-column variations in sensitivity because the dominant gain factor is provided by capacitor 52 and this can be well matched between columns within one chip, although its absolute value may vary significantly between chips. The other predominant source of variation is caused by differences in the invertor amplifier characteristics, and especially threshhold variations in transistors 48 and 50, which affect the balance potential. These variations can of the order of several millivolts typically and their effect is minimised by using the largest practical voltage range of node 54.
It will be appreciated that various modifications may be made to the embodiment hereinbefore described without departing from the scope of the invention. Within the column sense amplifier automatic gain control may be used to improve black image quality and the capacitor 52 need not be a single capacitor. Several values of the capacitor 52 could be provided during manufacture and then the appropriate value of the capacitor selected for performing charge integration for that particular amplifier. These values of capacitors would differ by discrete amounts. This could also be applicable to the capacitor 74 in amplifier 36. It will also be appreciated that the outputs of amplifiers 20 may be processed in parallel instead of serially as herinbefore described.
Figs. 4a-e depict alternative forms of invertor for use with the column sense amplifiers for different technologies; invertors for CMOS, nMOS, Bipolar and BiMOS are shown as is the operational amplifier which could also be used.
An advantage of the present arrangement is that the circuitry is able to be implemented within a restricted cell pitch and performs successful preliminary charge sensing as close as practicable to the cell site. Furthermore the power and area is kept low in the part of the design that is repeated many times and the problem of amplifying mismatching due to process variations has been minimised. A further advantage of the described embodiment is that only those components available in common CMOS technology are used and the circuits operate within the normal breakdown potential of this technology, with a nominal supply voltage at or around 5 volts.
In addition, when the array sensors are realised in this technology, further system functions can be designed and integrated on the same silicon chip.

Claims

CLAIMS l. An integrated circuit for use as an image array sensor, said integrated circuit comprising, a two-dimensional array of sensing cells, each sensing cell having a photodiode and a transistor for reading from and writing to the photodiode, horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column of the array, analogue switch means connected between each column and the horizontal scan means for receiving image data from said cells, each of said analogue switch means being also connected by a common conductor to a sensing amplifier forming the output of the integrated circuit said integrated circuit being characterised in that:- each of said analogue switch means includes first charge sensing amplifier means which provides a preliminary detection of charge created on each cell in response to radiation impinging thereon by converting the detected charge to a voltage using a first charge integrating circuit and capacitively storing the voltage in storage means, in the form of a charge corresponding to the cell charge, and that second charge sensing amplifier means are selectively coupled via a switch to said storage means for providing an output signal to the off-circuit read device, said output signal being a voltage proportional to the charge in said first storage means .
2. An integrated circuit as claimed in claim 1 further characterised in that the cell being "read" is reset using a signal from the vertical scan means and signals generated off-circuit of the array whilst being isolated from the signal stored in the storage means.
3. An integrated circuit as claimed in claim 1 or claim 2 wherein the second charge sensing amplifier means is a second charge integrating circuit.
4. An integrated circuit as claimed in any one of claims 1 to 3 wherein the first charge integrating circuit comprises an inverter consisting of two transistors arranged to provide negative gain and at least one capacitor located between input and output terminals of the inverter to provide charge integration via negative feedback to provide a voltage at the output of the invertor.
5. An integrated circuit as claimed in any one of claims 1 to 3 wherein the first charge integrating circuit comprises an invertor consisting of, one transistor and one resistor, or an operational amplifier arranged to provide negative gain and at least one capacitor located between input and output terminals of the invertor to provide charge integration via negative feedback to provide a voltage at the output of the invertor.
6. An integrated circuit claimed in any preceding claim wherein the integrated circuit may be fabricated using a technology selected from the group consisting of CMOS, PMOS, NMOS, Bipolar, BiMOS, BiCMOS or amorphous silicon technoloc ^es.
7. A method of detecting radiation incident upon an image sensor fabricated using integrated circuit technology in which the integrated circuit comprises a two dimensional array of image sensing cells, each image sensing cell having a photodiode and a transistor for reading to and writing from the photodiode, horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column in the array, and analogue switch means connected between each column and said horizontal scan means for receiving image data from each of said cells, each of said analogue switch means being also connected by a conductor to a sensing amplifier having its output connected to an external read-device for reading image signals from said sensing amplifier, said method being characterised by the steps of:- modifying each analogue switch to incorporate a charge sense amplifier capable of reading a specific cell by generating a voltage to balance charge in the cell created in response to incident radiation, storing the voltage capacitively in the charge sense amplifier in the form of a charge corresponding tothe cell charge, and reading out the capacitively stored information in the charge sense circuit to an output amplifier.
8. A method as claimed in claim 6 further characterised in that when the voltage is capacitively stored in said sense amplifier, the cell is isolated from the storage means using a switch which is actuated in response to timed off-circuit signals; and during the period when the cell is isolated the cell is reset by a combination of signals from the horizontal scan line and off-circuit signals.
PCT/GB1990/001452 1989-09-23 1990-09-20 I.c. sensor WO1991004633A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE69014307T DE69014307T2 (en) 1989-09-23 1990-09-20 I.C. SENSOR.
EP90914078A EP0493455B1 (en) 1989-09-23 1990-09-20 I.c. sensor
GB9206163A GB2252886B (en) 1989-09-23 1992-03-20 I C Sensor

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB898921538A GB8921538D0 (en) 1989-09-23 1989-09-23 Circuits for integrated mos array sensors
GB8921538.8 1989-09-23
GB909009332A GB9009332D0 (en) 1989-09-23 1990-04-26 Circuits for integrated mos array sensors
GB9009332.9 1990-04-26

Publications (1)

Publication Number Publication Date
WO1991004633A1 true WO1991004633A1 (en) 1991-04-04

Family

ID=26295963

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1990/001452 WO1991004633A1 (en) 1989-09-23 1990-09-20 I.c. sensor

Country Status (6)

Country Link
US (1) US5345266A (en)
EP (1) EP0493455B1 (en)
JP (1) JP2976242B2 (en)
AT (1) ATE114390T1 (en)
DE (1) DE69014307T2 (en)
WO (1) WO1991004633A1 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0553406A1 (en) * 1992-01-24 1993-08-04 Rockwell International Corporation Readout amplifier for staring IR focal plane array
US5260592A (en) * 1991-02-19 1993-11-09 Synaptics, Incorporated Integrating photosensor and imaging system having wide dynamic range with varactors
US5289023A (en) * 1991-02-19 1994-02-22 Synaptics, Incorporated High-density photosensor and contactless imaging array having wide dynamic range
EP0626784A1 (en) * 1993-05-28 1994-11-30 Canon Kabushiki Kaisha Gain-controlled solid-state image pickup device
US5736724A (en) * 1994-06-10 1998-04-07 Metanetics Corporation Oblique access to image data for reading dataforms
US5831674A (en) * 1994-06-10 1998-11-03 Metanetics Corporation Oblique access to image data for reading bar codes
US6097432A (en) * 1996-07-11 2000-08-01 Synaptics, Inc. Sense amplifier for high-density imaging array
US6509927B1 (en) 1994-12-16 2003-01-21 Hyundai Electronics America Inc. Programmably addressable image sensor
EP2416560B1 (en) * 2009-04-01 2017-03-01 Hamamatsu Photonics K.K. Semiconductor imaging element and production method therefor, radiation imaging device and production method therefor, and test method for semiconductor imaging element
EP2416561B1 (en) * 2009-04-01 2017-04-19 Hamamatsu Photonics K.K. Semiconductor imaging element and production method therefor, radiation imaging device and production method therefor, and test method for semiconductor imaging element

Families Citing this family (85)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6631842B1 (en) 2000-06-07 2003-10-14 Metrologic Instruments, Inc. Method of and system for producing images of objects using planar laser illumination beams and image detection arrays
US6822563B2 (en) 1997-09-22 2004-11-23 Donnelly Corporation Vehicle imaging system with accessory control
USRE42918E1 (en) 1994-01-28 2011-11-15 California Institute Of Technology Single substrate camera device with CMOS image sensor
US5471515A (en) 1994-01-28 1995-11-28 California Institute Of Technology Active pixel sensor with intra-pixel charge transfer
US6570617B2 (en) 1994-01-28 2003-05-27 California Institute Of Technology CMOS active pixel sensor type imaging system on a chip
US7387253B1 (en) 1996-09-03 2008-06-17 Hand Held Products, Inc. Optical reader system comprising local host processor and optical reader
US5763864A (en) * 1994-07-26 1998-06-09 Meta Holding Corporation Dataform reader including dual laser and imaging reading assemblies
US5702059A (en) * 1994-07-26 1997-12-30 Meta Holding Corp. Extended working range dataform reader including fuzzy logic image control circuitry
US6424830B1 (en) 1994-07-26 2002-07-23 Telxon Corporation Portable data collection network with telephone and voice mail capability
US5815200A (en) * 1994-07-26 1998-09-29 Metanetics Corporation Extended working range dataform reader with reduced power consumption
US5811784A (en) * 1995-06-26 1998-09-22 Telxon Corporation Extended working range dataform reader
US5521366A (en) * 1994-07-26 1996-05-28 Metanetics Corporation Dataform readers having controlled and overlapped exposure integration periods
US6445884B1 (en) 1995-06-22 2002-09-03 3Dv Systems, Ltd. Camera with through-the-lens lighting
US5818028A (en) * 1995-06-26 1998-10-06 Telxon Corporation Portable data collection device with two dimensional imaging assembly
US5783811A (en) * 1995-06-26 1998-07-21 Metanetics Corporation Portable data collection device with LED targeting and illumination assembly
GB2344486B (en) * 1995-08-25 2000-07-19 Psc Inc Optical reader and adaptive exposure control
GB2308267B (en) 1995-08-25 2000-06-28 Psc Inc Optical reader with imaging array having reduced pattern density
US5724095A (en) * 1995-10-03 1998-03-03 Omnivision Technologies Inc. Charge amplifier for MOS imaging array and method of making same
US5751189A (en) * 1995-10-03 1998-05-12 Omnivision Technologies, Inc. Charge amplifier for MOS imaging array and method of making same
US5953060A (en) * 1995-10-31 1999-09-14 Imec Vzw Method for reducing fixed pattern noise in solid state imaging devices
US5714745A (en) * 1995-12-20 1998-02-03 Metanetics Corporation Portable data collection device with color imaging assembly
JP3559640B2 (en) * 1996-02-27 2004-09-02 キヤノン株式会社 Photoelectric conversion device
US5790191A (en) * 1996-03-07 1998-08-04 Omnivision Technologies, Inc. Method and apparatus for preamplification in a MOS imaging array
US5781233A (en) * 1996-03-14 1998-07-14 Tritech Microelectronics, Ltd. MOS FET camera chip and methods of manufacture and operation thereof
US5793033A (en) * 1996-03-29 1998-08-11 Metanetics Corporation Portable data collection device with viewing assembly
US5881184A (en) * 1996-05-22 1999-03-09 Eastman Kodak Company Active pixel sensor with single pixel reset
US5892540A (en) * 1996-06-13 1999-04-06 Rockwell International Corporation Low noise amplifier for passive pixel CMOS imager
US5838176A (en) * 1996-07-11 1998-11-17 Foveonics, Inc. Correlated double sampling circuit
US6173894B1 (en) 1996-08-23 2001-01-16 Psc Inc. Optical reader with addressable pixels
US6179208B1 (en) 1997-01-31 2001-01-30 Metanetics Corporation Portable data collection device with variable focusing module for optic assembly
US7304670B1 (en) 1997-03-28 2007-12-04 Hand Held Products, Inc. Method and apparatus for compensating for fixed pattern noise in an imaging system
US6515701B2 (en) 1997-07-24 2003-02-04 Polaroid Corporation Focal plane exposure control system for CMOS area image sensors
US7028899B2 (en) 1999-06-07 2006-04-18 Metrologic Instruments, Inc. Method of speckle-noise pattern reduction and apparatus therefore based on reducing the temporal-coherence of the planar laser illumination beam before it illuminates the target object by applying temporal phase modulation techniques during the transmission of the plib towards the target
JP3918248B2 (en) * 1997-09-26 2007-05-23 ソニー株式会社 Solid-state imaging device and driving method thereof
US6697111B1 (en) 1998-04-08 2004-02-24 Ess Technology, Inc. Compact low-noise active pixel sensor with progressive row reset
US6493030B1 (en) 1998-04-08 2002-12-10 Pictos Technologies, Inc. Low-noise active pixel sensor for imaging arrays with global reset
US6535247B1 (en) 1998-05-19 2003-03-18 Pictos Technologies, Inc. Active pixel sensor with capacitorless correlated double sampling
US6665009B1 (en) * 1998-05-20 2003-12-16 Omnivision Technologies, Inc. On-chip dead pixel correction in a CMOS imaging sensor
US6914627B1 (en) 1998-05-27 2005-07-05 Omnivision Technologies, Inc. Method and apparatus for digital column fixed pattern noise canceling for a CMOS image sensor
US6176429B1 (en) 1998-07-17 2001-01-23 Psc Scanning, Inc. Optical reader with selectable processing characteristics for reading data in multiple formats
FR2781929B1 (en) * 1998-07-28 2002-08-30 St Microelectronics Sa IMAGE SENSOR WITH PHOTODIODE ARRAY
US6532040B1 (en) 1998-09-09 2003-03-11 Pictos Technologies, Inc. Low-noise active-pixel sensor for imaging arrays with high speed row reset
US6587142B1 (en) 1998-09-09 2003-07-01 Pictos Technologies, Inc. Low-noise active-pixel sensor for imaging arrays with high speed row reset
US6906749B1 (en) 1998-09-16 2005-06-14 Dalsa, Inc. CMOS TDI image sensor
WO2000019705A1 (en) * 1998-09-28 2000-04-06 3Dv Systems, Ltd. Distance measurement with a camera
AU1574899A (en) 1998-12-16 2000-07-03 3Dv Systems Ltd. Self gating photosurface
US6809767B1 (en) 1999-03-16 2004-10-26 Kozlowski Lester J Low-noise CMOS active pixel sensor for imaging arrays with high speed global or row reset
US6937270B1 (en) * 1999-05-03 2005-08-30 Omnivision Technologies, Inc. Analog video monitoring system using a plurality of phase locked CMOS image sensors
JP4337177B2 (en) 1999-07-09 2009-09-30 ソニー株式会社 Solid-state imaging device and driving method thereof
US6657178B2 (en) 1999-07-20 2003-12-02 Intevac, Inc. Electron bombarded passive pixel sensor imaging
US7046278B1 (en) 1999-09-20 2006-05-16 Omnivision Technologies, Inc. Auto black expansion method and apparatus for an image sensor
US6750912B1 (en) 1999-09-30 2004-06-15 Ess Technology, Inc. Active-passive imager pixel array with small groups of pixels having short common bus lines
KR100306876B1 (en) * 1999-10-30 2001-11-02 박종섭 High speed image sensor having feedback circuit
US6498331B1 (en) 1999-12-21 2002-12-24 Pictos Technologies, Inc. Method and apparatus for achieving uniform low dark current with CMOS photodiodes
US6965707B1 (en) 2000-09-29 2005-11-15 Rockwell Science Center, Llc Compact active pixel with low-noise snapshot image formation
US6873359B1 (en) 2000-09-29 2005-03-29 Rockwell Science Center, Llc. Self-adjusting, adaptive, minimal noise input amplifier circuit
US6900839B1 (en) 2000-09-29 2005-05-31 Rockwell Science Center, Llc High gain detector amplifier with enhanced dynamic range for single photon read-out of photodetectors
US6504141B1 (en) 2000-09-29 2003-01-07 Rockwell Science Center, Llc Adaptive amplifier circuit with enhanced dynamic range
US6888572B1 (en) 2000-10-26 2005-05-03 Rockwell Science Center, Llc Compact active pixel with low-noise image formation
US6538245B1 (en) 2000-10-26 2003-03-25 Rockwell Science Center, Llc. Amplified CMOS transducer for single photon read-out of photodetectors
US7490774B2 (en) 2003-11-13 2009-02-17 Metrologic Instruments, Inc. Hand-supportable imaging based bar code symbol reader employing automatic light exposure measurement and illumination control subsystem integrated therein
US7464877B2 (en) 2003-11-13 2008-12-16 Metrologic Instruments, Inc. Digital imaging-based bar code symbol reading system employing image cropping pattern generator and automatic cropped image processor
US7128266B2 (en) * 2003-11-13 2006-10-31 Metrologic Instruments. Inc. Hand-supportable digital imaging-based bar code symbol reader supporting narrow-area and wide-area modes of illumination and image capture
US7594609B2 (en) 2003-11-13 2009-09-29 Metrologic Instruments, Inc. Automatic digital video image capture and processing system supporting image-processing based code symbol reading during a pass-through mode of system operation at a retail point of sale (POS) station
US7270273B2 (en) 2001-01-22 2007-09-18 Hand Held Products, Inc. Optical reader having partial frame operating mode
US7268924B2 (en) 2001-01-22 2007-09-11 Hand Held Products, Inc. Optical reader having reduced parameter determination delay
DE60213559T2 (en) 2001-01-22 2007-10-18 Hand Held Products, Inc. OPTICAL READER WITH PARTICULAR CUT FUNCTION
FR2820883B1 (en) 2001-02-12 2003-06-13 St Microelectronics Sa HIGH CAPACITY PHOTODIODE
FR2820882B1 (en) 2001-02-12 2003-06-13 St Microelectronics Sa THREE TRANSISTOR PHOTODETECTOR
FR2824665B1 (en) * 2001-05-09 2004-07-23 St Microelectronics Sa CMOS TYPE PHOTODETECTOR
US7331523B2 (en) 2001-07-13 2008-02-19 Hand Held Products, Inc. Adaptive optical image reader
US7513428B2 (en) 2001-11-21 2009-04-07 Metrologic Instruments, Inc. Planar laser illumination and imaging device employing laser current modulation to generate spectral components and reduce temporal coherence of laser beam, so as to achieve a reduction in speckle-pattern noise during time-averaged detection of images of objects illuminated thereby during imaging operations
US7298406B2 (en) * 2002-01-16 2007-11-20 Micron Technology, Inc. Ground referenced pixel reset
AU2003225228A1 (en) 2002-05-03 2003-11-17 Donnelly Corporation Object detection system for vehicle
CN1234234C (en) * 2002-09-30 2005-12-28 松下电器产业株式会社 Solid-state photographic device and equipment using the photographic device
US7841533B2 (en) 2003-11-13 2010-11-30 Metrologic Instruments, Inc. Method of capturing and processing digital images of an object within the field of view (FOV) of a hand-supportable digitial image capture and processing system
US7526103B2 (en) 2004-04-15 2009-04-28 Donnelly Corporation Imaging system for vehicle
JP2006005711A (en) * 2004-06-18 2006-01-05 Iwate Toshiba Electronics Co Ltd Cmos image sensor
US7808022B1 (en) 2005-03-28 2010-10-05 Cypress Semiconductor Corporation Cross talk reduction
US7972045B2 (en) 2006-08-11 2011-07-05 Donnelly Corporation Automatic headlamp control system
US7852519B2 (en) 2007-02-05 2010-12-14 Hand Held Products, Inc. Dual-tasking decoder for improved symbol reading
US8628015B2 (en) 2008-10-31 2014-01-14 Hand Held Products, Inc. Indicia reading terminal including frame quality evaluation processing
US8587595B2 (en) 2009-10-01 2013-11-19 Hand Held Products, Inc. Low power multi-core decoder system and method
US20120154535A1 (en) * 2010-12-15 2012-06-21 Microsoft Corporation Capturing gated and ungated light in the same frame on the same photosurface
FR2988932B1 (en) * 2012-04-03 2020-03-27 Commissariat A L'energie Atomique Et Aux Energies Alternatives DEVICE FOR POLARIZING PREAMPLIFIERS

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2044996A (en) * 1979-03-08 1980-10-22 Japan Broadcasting Corp Solid stage photo-electric converting device for solid state imaging apparatus
EP0260954A2 (en) * 1986-09-19 1988-03-23 Canon Kabushiki Kaisha Solid state image pickup apparatus

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5389617A (en) * 1977-01-19 1978-08-07 Hitachi Ltd Driving method of solid image pickup element
US4233632A (en) * 1977-11-07 1980-11-11 Hitachi, Ltd. Solid state image pickup device with suppressed so-called blooming phenomenon
FR2433868A1 (en) * 1978-08-17 1980-03-14 Hitachi Ltd SEMICONDUCTOR IMAGE FORMING DEVICE
JPS55112081A (en) * 1979-02-21 1980-08-29 Hitachi Ltd Solid state pickup device
US4266237A (en) * 1979-09-07 1981-05-05 Honeywell Inc. Semiconductor apparatus
FR2469828A2 (en) * 1979-11-09 1981-05-22 Thomson Csf SWITCHED CAPACITY AMPLIFIER, SWITCHED CAPACITY FILTER AND CHARGE TRANSFER FILTER COMPRISING SUCH AMPLIFIER
JPS56152382A (en) * 1980-04-25 1981-11-25 Hitachi Ltd Solid image pickup element
JPS5738073A (en) * 1980-08-20 1982-03-02 Hitachi Ltd Solid-state image sensor
US4467400A (en) * 1981-01-16 1984-08-21 Burroughs Corporation Wafer scale integrated circuit
US4486705A (en) * 1981-01-16 1984-12-04 Burroughs Corporation Method of testing networks on a wafer having grounding points on its periphery
US4479088A (en) * 1981-01-16 1984-10-23 Burroughs Corporation Wafer including test lead connected to ground for testing networks thereon
DE3366801D1 (en) * 1982-04-17 1986-11-13 Sony Corp Solid-state image pickup element
US4575638A (en) * 1982-05-04 1986-03-11 Nec Corporation Thin film photoelectric converting device
JPS6030282A (en) * 1983-07-28 1985-02-15 Mitsubishi Electric Corp Solid-state image pickup device
JPS6043857A (en) * 1983-08-20 1985-03-08 Mitsubishi Electric Corp Solid-state image pickup device and manufacture thereof
GB8408346D0 (en) * 1984-03-30 1984-05-10 Airlec Vehicles Ltd Mobile lift loaders
FR2571572B1 (en) * 1984-10-09 1987-01-02 Thomson Csf LINE TRANSFER PHOTOSENSITIVE DEVICE WITH FEEDBACK AMPLIFIERS
US4656503A (en) * 1985-08-27 1987-04-07 Texas Instruments Incorporated Color CCD imager with minimal clock lines
US4677490A (en) * 1985-09-13 1987-06-30 Rca Corporation CCD imager output signal processing using drain output signal and wide-band sampled detected floating-element output signal
US4975932A (en) * 1987-12-28 1990-12-04 Matsushita Electric Industrial Co., Ltd. Shift register and shift register system with controllable transfer stages
US4876534A (en) * 1988-02-05 1989-10-24 Synaptics Incorporated Scanning method and apparatus for current signals having large dynamic range

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2044996A (en) * 1979-03-08 1980-10-22 Japan Broadcasting Corp Solid stage photo-electric converting device for solid state imaging apparatus
EP0260954A2 (en) * 1986-09-19 1988-03-23 Canon Kabushiki Kaisha Solid state image pickup apparatus

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5260592A (en) * 1991-02-19 1993-11-09 Synaptics, Incorporated Integrating photosensor and imaging system having wide dynamic range with varactors
US5289023A (en) * 1991-02-19 1994-02-22 Synaptics, Incorporated High-density photosensor and contactless imaging array having wide dynamic range
US5324958A (en) * 1991-02-19 1994-06-28 Synaptics, Incorporated Integrating imaging systgem having wide dynamic range with sample/hold circuits
US5763909A (en) * 1991-02-19 1998-06-09 Synaptics, Incorporated Integrating imaging system with phototransistor having wide dynamic range
EP0553406A1 (en) * 1992-01-24 1993-08-04 Rockwell International Corporation Readout amplifier for staring IR focal plane array
US5382977A (en) * 1992-01-24 1995-01-17 Rockwell International Corporation Electronically scanned buffered direct injection circuit for staring IR focal plane array
US5539196A (en) * 1993-05-28 1996-07-23 Canon Kabushiki Kaisha Photo-electric conversion apparatus with gain controllable amplifiers
EP0626784A1 (en) * 1993-05-28 1994-11-30 Canon Kabushiki Kaisha Gain-controlled solid-state image pickup device
US5736724A (en) * 1994-06-10 1998-04-07 Metanetics Corporation Oblique access to image data for reading dataforms
US5831674A (en) * 1994-06-10 1998-11-03 Metanetics Corporation Oblique access to image data for reading bar codes
US6343740B1 (en) 1994-06-10 2002-02-05 Paul P. Ju Oblique access to image data for reading apparatus
US6509927B1 (en) 1994-12-16 2003-01-21 Hyundai Electronics America Inc. Programmably addressable image sensor
US6097432A (en) * 1996-07-11 2000-08-01 Synaptics, Inc. Sense amplifier for high-density imaging array
EP2416560B1 (en) * 2009-04-01 2017-03-01 Hamamatsu Photonics K.K. Semiconductor imaging element and production method therefor, radiation imaging device and production method therefor, and test method for semiconductor imaging element
EP2416561B1 (en) * 2009-04-01 2017-04-19 Hamamatsu Photonics K.K. Semiconductor imaging element and production method therefor, radiation imaging device and production method therefor, and test method for semiconductor imaging element

Also Published As

Publication number Publication date
DE69014307D1 (en) 1995-01-05
US5345266A (en) 1994-09-06
EP0493455A1 (en) 1992-07-08
JPH05500891A (en) 1993-02-18
EP0493455B1 (en) 1994-11-23
JP2976242B2 (en) 1999-11-10
ATE114390T1 (en) 1994-12-15
DE69014307T2 (en) 1995-04-06

Similar Documents

Publication Publication Date Title
US5345266A (en) Matrix array image sensor chip
US6525304B1 (en) Circuitry for converting analog signals from pixel sensor to a digital and for storing the digital signal
US7291822B2 (en) Amplification with feedback capacitance for photodetector signals
US5083016A (en) 3-transistor source follower-per-detector unit cell for 2-dimensional focal plane arrays
EP0272152B1 (en) Signal reading out circuit
US6084229A (en) Complimentary metal oxide semiconductor imaging device
US5043820A (en) Focal plane array readout employing one capacitive feedback transimpedance amplifier for each column
US5276407A (en) Sense amplifier
US5708263A (en) Photodetector array
US5151587A (en) Image sensor having an array of operative and dummy bipolar transistors and pairs of pixel selecting switches connected thereto
US5726439A (en) Image sensor comprising a two-dimensional array of photodetectors with both column and row output circuits which are in parallel
US5933188A (en) Photoelectric conversion apparatus and method with reset
JPH0435106B2 (en)
US6836291B1 (en) Image pickup device with integral amplification
US6157016A (en) Fast CMOS active-pixel sensor array readout circuit with predischarge circuit
US6734907B1 (en) Solid-state image pickup device with integration and amplification
US4023048A (en) Self-scanning photo-sensitive circuits
US20030067549A1 (en) Solid-state image pickup device
US6297492B1 (en) Fast BICMOS active-pixel sensor cell with fast NPN emitter-follower readout
US6649899B2 (en) Systems and methods of sampling a photodetector and photocell circuits incorporating the same
US6313455B1 (en) CMOS pixel cell for image display systems
US6803957B1 (en) Image sensor
EP0626785B1 (en) Reading means for solid state image sensor
JPH09116817A (en) Solid-state image pickup device and driving method therefor
US20020096625A1 (en) Apparatus and method for output signal with corresponding bias of photocells in linear CMOS sensor

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): GB JP US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1990914078

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1990914078

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1990914078

Country of ref document: EP