WO1993021663A1 - Process for lift-off of thin film materials from a growth substrate - Google Patents

Process for lift-off of thin film materials from a growth substrate Download PDF

Info

Publication number
WO1993021663A1
WO1993021663A1 PCT/US1993/003244 US9303244W WO9321663A1 WO 1993021663 A1 WO1993021663 A1 WO 1993021663A1 US 9303244 W US9303244 W US 9303244W WO 9321663 A1 WO9321663 A1 WO 9321663A1
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
layer
thin film
growth substrate
carrier layer
Prior art date
Application number
PCT/US1993/003244
Other languages
French (fr)
Inventor
Nan Marie Jokerst
Martin Anthony Brooke
Mark George Allen
Original Assignee
Georgia Tech Research Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US07/865,379 external-priority patent/US5280184A/en
Priority claimed from US07/865,126 external-priority patent/US5244818A/en
Application filed by Georgia Tech Research Corporation filed Critical Georgia Tech Research Corporation
Priority to JP5518438A priority Critical patent/JPH07508856A/en
Publication of WO1993021663A1 publication Critical patent/WO1993021663A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/10Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
    • H01S5/18Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities
    • H01S5/183Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL]
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00349Creating layers of material on a substrate
    • B81C1/00373Selective deposition, e.g. printing or microcontact printing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14643Photodiode arrays; MOS imagers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14683Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14687Wafer level processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14683Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14694The active layers comprising only AIIIBV compounds, e.g. GaAs, InP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0174Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
    • B81C2201/0183Selective deposition
    • B81C2201/0188Selective deposition techniques not provided for in B81C2201/0184 - B81C2201/0187
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0174Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
    • B81C2201/0191Transfer of a layer from a carrier wafer to a device wafer
    • B81C2201/0194Transfer of a layer from a carrier wafer to a device wafer the layer being structured
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68368Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/0206Substrates, e.g. growth, shape, material, removal or bonding
    • H01S5/0215Bonding to the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/0206Substrates, e.g. growth, shape, material, removal or bonding
    • H01S5/0217Removal of the substrate

Definitions

  • the present invention generally relates to integrated circuit technology, and. more particularly, to novel processes for the lift-off of any thin film material or device from a growth substrate and alignable bonding of the same to a host substrate as well as to the implementation of three dimensional integrated circuit cubes, resonant cavity devices, optical detectors, and micromechanical devices using the foregoing novel processes.
  • GaAs gallium arsenide
  • a thin aluminum arsenide (AlAs) sacrificial layer is deposited, or grown, on a GaAs substrate, and then GaAs/AlGaAs device epitaxial layers are grown on top of the AlAs layer.
  • the GaAs/AlGaAs lattice-matched epitaxial layers are separated from the growth substrate by selectively etching the AlAs sacrificial layer.
  • These device layers are then mounted in a hybrid fashion onto a variety of host substrates.
  • the device layers are of high quality and are currently being used for the integration of GaAs/AlGaAs materials with host substrates, such as Si, glass, lithium niobate, and polymers.
  • the Bellcore technique yields high quality material, it has several problems, including the inability to align and selectively bond the devices. Moreover, there are difficulties in contacting and depositing material layers on both sides of the devices. Hence, at present, the Bellcore technique is inadequate for producing emitters, detectors, and modulators for three dimensional integrated circuits.
  • the present invention provides various novel processes for monolithically integrating any thin film material or any device, including semiconductors and compound semiconductors.
  • the processes involve separation, or “lift-off, " of the thin film material or device from a growth substrate, selective alignment of the same, and then selective bonding of the same to a host substrate.
  • the novel processes may be utilized to produce and bond high quality emitters, detectors, or modulators for implementing three dimensional communication, and consequently, the fabrication of three dimensional integrated circuit cubes is realized.
  • Other various optical applications are also contemplated as described herein.
  • the processes may be utilized in the fabrication of micromechanical devices.
  • a first lift-off and bonding process (reference numeral 60; Figs. 3A-3G) comprises the following steps.
  • a thin film material is deposited on a sacrificial layer situated on a growth substrate.
  • a device may be defined or patterned in the thin film material. All exposed sides of the material or device, if applicable, are coated with a transparent carrier layer.
  • the sacrificial layer is then etched away to release from the growth substrate the combination of the transparent carrier layer and either the material or the device.
  • the material or device can then be selectively aligned and bonded to a host substrate. If the carrier layer comprises a plurality of devices, then they can be selectively bonded to the host substrate. Finally, the transparent carrier layer is removed, thereby leaving the material or device on the host substrate.
  • a second lift-off and bonding process comprises the following steps.
  • a thin film material is deposited on a sacrificial layer situated on a growth substrate.
  • a device may be defined, or patterned, in the thin film material. All exposed sides, or the exposed region, of the material or device, if applicable, are coated with a carrier layer.
  • the sacrificial layer is etched away to release the combination of the material or device and the carrier layer from the growth substrate.
  • the material or device is then bonded to a transfer medium.
  • the carrier layer is removed.
  • the material or device is aligned and selectively bonded to a host substrate from the transfer medium.
  • a third lift-off and bonding process (reference numeral 100; Figs. 7A-7G) comprises the following steps.
  • a thin film material is deposited on a sacrificial layer which is deposited on a growth substrate.
  • a device may be defined, or patterned, in the thin film material. All exposed sides, or the exposed region, of the material or device, if applicable, are coated with a carrier layer.
  • the growth substrate is etched away.
  • the sacrificial layer may be retained or is etched away.
  • the device is bonded to a transfer medium.
  • the carrier layer is removed. 'Finally, the material or device is aligned and bonded to the host substrate from the transfer medium.
  • the present invention provides for three dimensional integrated circuit cubes (reference numeral 10; Fig. l) and other applications via the aforementioned novel lift-off and bonding processes. These processes are used for monolithically integrating thin film electromagnetic emitters, detectors, or modulators.
  • electromagnetic communication occurs vertically through any integrated circuit layer(s) , which can have operational circuitry, and/or occurs laterally in the same integrated circuit layer.
  • Electromagnetic signals are sent from an emitter and received by one or more detectors situated at some other location anywhere in the integrated circuit cube.
  • a first integrated circuit layer in the three dimensional integrated circuit has a first and a second side.
  • An emitter situated either on the first side or on a layer spaced from the first integrated circuit layer sends electromagnetic signals towards the direction of the first side.
  • the emitter can have an emitting junction, for example, created by materials (n-type coupled to p-type) , where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l.
  • the signals sent from the emitter pass through one or more layers because the layers are transparent to the carrier frequency of the signals.
  • a detector is situated to receive the electromagnetic signals from the direction of the second side. The detector can be situated on the second side of the integrated circuit layer or on a different layer in the integrated circuit.
  • the detector can have a detecting junction, for example, that may be created by the materials used in the emitter.
  • the emitter and detector may be identical except for electrical excitation, and may be freely interchanged by changing electrical excitation so as to further increase the flexibility of the proposed invention.
  • the foregoing emitters and detectors can be situated anywhere throughout the integrated circuit so as to provide for a very complex and flexible three dimensional communication networ .
  • the present invention provides for the fabrication of a high performance resonant cavity device (reference numeral 50; Fig. 2C) , which can be operated as an emitter, detector, or modulator.
  • the resonant cavity device comprises an active region having a first side and a second side.
  • the active region may have a diode configuration or some other element which emits, detects, or modulates electromagnetic energy.
  • a first mirror layer is situated adjacent to the first side of the device and is deposited after the active region is deposited on a first substrate.
  • a second mirror layer is situated adjacent to the second side and is deposited after the active region with the first mirror layer are bonded to a second substrate.
  • the present invention provides for the fabrication of an array of optical detectors (reference numeral 90; Figs. 5, 6) for an imaging or video system.
  • the array of optical detectors is monolithically formed on an external surface of an integrated circuit.
  • Each integrated layer has a polyimide or other electrically insulating layer with a top and a bottom and a hole therethrough leading to processing circuitry.
  • the thin film detectors placed on top of the polyimide or other electrically insulating layer, convert the optical signal to an electrical signal.
  • the processing circuitry is configured to process the converted optical signals.
  • the hole is filled with a conductor configured to transport the converted optical signals to the processing circuitry.
  • the detectors can be made of an epitaxial layer, for example, comprised of either GaAs, InP or InGaAsP situated at the top of the polyimide layer in contact with the metal.
  • the epitaxial layer alone can create a detecting junction, or the epitaxial layer in combination with the metal can create a detecting junction which receives optical signals from an exterior source and immediately transmits the signals to the processing circuitry.
  • the present invention provides for the fabrication of a micromechanical device (reference numeral 110; Fig.8, 101) for providing efficient steerable optical coupling with integrated circuitry.
  • the micromechanical device comprises a movable platform supported by legs on a substrate.
  • the substrate has one or more substrate electrodes and the platform has a bottom electrode.
  • the platform is moved by applying a first electrical source between the first and bottom electrodes.
  • a photonic device resides on the platform and is movable with the platform.
  • the photonic device has a top electrode thereon. Further, the photonic device serves as a light interface, by emitting, receiving, or modulating light, when a second electrical source is applied between the top and the bottom electrodes.
  • the present invention overcomes the deficiencies of the prior art, as noted above, and further provides for the following features and advantages.
  • An advantage of the novel processes of the present invention is that they provide for the lift-off of any thin film material or device from a growth substrate, alignment of the same, and then selective bonding of the same to a host substrate.
  • the thin film material and the host substrate can comprise any materials, including amorphous, polycrystalline, crystalline materials, or combinations thereof.
  • Another advantage of the novel processes of the present invention is that they provide a means for handling and bonding discrete devices which are too thin and delicate for manipulation by conventional means.
  • Another advantage of the novel processes of the present invention is that they provide for the lift-off and bonding of In x Gaj. j S y Pj. j , materials and devices (n-type or p-type) , where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l, which are ideal for communications and optical applications.
  • Another advantage of the novel processes of the present invention is that they provide for selective alignment and selective bonding of particular devices from arrays of devices to existing circuitry. Moreover, contacts may be provided on both sides of the device.
  • Another advantage of the novel processes of the present invention is that material layers, such as metals, semiconductors, or dielectrics, can be easily applied to both sides of a thin film material or device, thereby potentially decreasing cost and improving performance.
  • material layers such as metals, semiconductors, or dielectrics
  • An example is a low cost, high performance, resonant cavity emitter, detector, or modulator.
  • Another advantage of the novel processes of the present invention is that they can be used to easily, inexpensively, and efficiently fabricate three dimensional communication networks within integrated circuits. As a result, massively parallel processing is possible, thereby enhancing processing speed.
  • Optical detectors fabricated from semiconductor materials such as GaAs, InP, or InGaAsP based materials, can be integrated directly on top of an existing Si, GaAs, or Si substrate. Further, the Si substrate could have processing circuitry for processing signals received by individual optical detectors or aggregates thereof.
  • Another advantage of the processes of the ⁇ present invention is that they can be utilized to fabricate micromechanical devices. Thin film materials or devices can be bonded to a very small movable element of the micromechanical device.
  • Another advantage of the three dimensional integrated circuit cube of the present invention is that it provides for massively parallel input/output (I/O) ports. Specifically, the number of I/O lines which can interface to an integrated circuit is substantially enhanced, because I/O contacts can be placed not only around the sides of the integrated circuit cube, but also on the top and bottom. These I/O can be very fast, and optical I/O as well. In essence, integrated circuit "cubes" are constructed. Another advantage of the three dimensional integrated circuit cube of the present invention is that electronic circuits can be produced to occupy less space due to an enhanced three dimensional interconnection network.
  • Another advantage of the three dimensional integrated circuit cube of the present invention is that they can be fabricated from inexpensive Si and/or GaAs wafers.
  • integrated circuits can be first fabricated in an inexpensive manner using conventional Si or GaAs foundries. Then, optical emitters and/or detectors can be attached to the foundry Si or GaAs circuits in post-processing steps.
  • Another advantage of the three dimensional integrated circuit cube of the present invention is that the Si or GaAs circuitry and the emitters/detectors can be independently optimized and/or tested before integration for high yield and high performance.
  • Fig. 1 shows a three dimensional integrated circuit cube having three dimensional electromagnetic communication capabilities throughout
  • Figs. 2A-2C show examples of various electromagnetic communication devices which are usable as emitters, detectors, or modulators within the three dimensional integrated circuit cube of Fig. 1 or in other various applications
  • Fig. 3A-3G show a first lift-off and bonding process for thin film materials or devices, such as the devices of Figs. 2A-2C, wherein a carrier layer is utilized to lift-off and protect the thin film materials or devices
  • Figs. 4A-4H show a second lift-off and bonding process for thin film materials or devices, such as the devices of Figs.
  • FIG. 5 shows an array of optical detectors
  • Fig. 6 shows a partial cross section of the array of optical detectors of Fig. 5 taken along line 6' -6';
  • Figs. 7A-7G show a third lift-off and bonding process for producing the optical detectors of Figs. 5 and 6;
  • Fig. 8 shows a micromechanical device;
  • Fig. 9 shows a photonic device used in the micromechanical device of Fig. 8;
  • Figs. 10A-10I show a fabrication process for producing the micromechanical device of Fig. 8, and specifically, Fig. 101 shows a cross section of the micromechanical device of Fig. 8 taken along line 101'-101'.
  • Fig. 1 illustrates a multilayered integrated circuit cube (IC) 10 wherein electromagnetic communication can occur in all directions throughout the three dimensional structure. Significantly, in addition to planar communication, vertical communication can occur directly through one or more integrated circuit layers 12, 14, thereby resulting in a truly three dimensional communication network. Although not shown for simplicity, the integrated circuit cube 10 can have numerous layers, and the principles described herein are equally applicable.
  • IC integrated circuit cube
  • integrated circuit layers communicate via electromagnetic signals which can pass unhindered through the layers due to the wavelength associated with the electromagnetic signals.
  • layers 12, 14 are fabricated from Si, then the electromagnetic signals must have a wavelength ⁇ greater than 1.12 micrometers ( ⁇ m) in order for the Si to be transparent to the electromagnetic signals.
  • the layers 12, 14 are GaAs, then the wavelength ⁇ must be greater than 0.85 ⁇ m to establish transparency of the electromagnetic signals.
  • many communications wavelengths are possible depending upon the chemical composition of the layers 12, 14.
  • the number of potential communication channels is virtually infinite.
  • electromagnetic communication devices 16-22 are positioned throughout the integrated circuit cube 10 to permit communication throughout the cube 10, and importantly, to permit vertical communication through IC layers 12, 14.
  • Each of the communication devices 16-22 can be operated as an emitter, detector, or modulator, and these devices 16-22 communicate signals amongst each other as indicated by propagation arrows in Fig. 1.
  • the electromagnetic communication devices 16-22 can also be switched so as to operate as more than one of the foregoing communication elements. In other words, for example, any of the electromagnetic communication devices 16-22 could be switched to operate as both an emitter and a detector, or as a transceiver.
  • Figs. •2A through 2C show various specific examples of electromagnetic communication devices which can be used to implement the electromagnetic communication channels of Fig. 1.
  • Figs. 2A through 2C illustrate devices having diode configurations. Each diode configuration can act as an emitter, detector, and/or modulator, which concept is well known in the art. Essentially, electromagnetic signals (including optical signals) are created, detected, or modulated by the diode configurations based upon the electrical biasing applied to the junction formed by the two materials adjoined in each of the diode configurations.
  • diode configurations used for electromagnetic communications purposes see S.M. Sze, Physics of Semiconductor Devices (1981) . It should be noted that the devices of Figs.
  • Fig. 2A shows a metal-semiconductor-metal (MSM) diode 33.
  • MSM metal-semiconductor-metal
  • In-Ga. l _J_s y B l . y materials 28 (n-type or p-type) , where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l, are coupled to a metal 32, such as gold, silver, copper, aluminum, or the like.
  • Figs. 2B shows another semiconductor diode 33.
  • An n-type material 36 where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l, is coupled to a p-type In x .Ga 1 . x As y .P 1 _. y . material 38, where 0 ⁇ x' ⁇ l and 0 ⁇ y' ⁇ l.
  • Fig. 2C shows a resonant cavity device 50 having an active region 56, mirrors 54 adjacent to the active region 56, and optional contact layers 58 adjacent to the mirrors 54.
  • the active region 56 can be a diode configuration, for example, one of those diode configurations shown in Figs. 2A or 2B, or some other suitable element which emits, detects, or modulates electromagnetic energy.
  • Mirrors 54 may comprise any metal, semiconductor, or dielectric layer, or combinations thereof, but preferably is a plurality of semiconductor layers where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l, for providing essentially signal frequency filtering, which concept and implementation is well known in the art.
  • the vertical span of the mirrors 54, or the distance between each metal layer 58 and the active region 56 determines the wavelength of signal which is received with the highest signal intensity.
  • the contact layers 58 may comprise a metal, semiconductor, or dielectric layer, or combinations thereof, but preferably is a metal layer, for biasing the device 50 so that it responds as an emitter, detector, or modulator.
  • the device 50 may be biased by some other means, such as with an optic beam, in which case, the contacts 58 are not required for operation of the device 50.
  • the diode configuration is first biased with a voltage. Propagation or reception depends, in large part, upon the device design and direction of voltage biasing.
  • the diode configurations of Fig. 2A through 2C will send and receive electromagnetic signals having wavelengths ⁇ between 1.3 and 1.55 microns, which is well above the Si and GaAs transparency wavelength thresholds of 1.12 and 0.85 microns, respectively. Note that communication is possible using different emitter and detector types, depending upon the materials utilized in the configuration.
  • modulators for instance, multiple quantum well (MQW) reflective electroabsorption light modulators, that emitters, for instance, surface emitting lasers (SELs) and vertical cavity surface emitting lasers (VCSELs) , and that detectors, for instance, resonant cavity detectors which are developed from In j Gaj. j S y Pj. y compounds, where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l, can be employed to more efficiently communicate the signals in the three dimensional integrated circuit cube 10 of Fig. l. These devices cause less heating problems and can switch much faster than diode configurations.
  • MQW multiple quantum well
  • SELs surface emitting lasers
  • VCSELs vertical cavity surface emitting lasers
  • the bonding of high quality In j Gaj. j S y Pj. y based materials and devices to host substrates is a key element to the realization of the diode configurations of Figs. 2A-2C and the envisioned laser configurations, and more generally, to 5 the realization of three dimensional IC cubes and other applications in accordance with the present invention.
  • the inventors have developed several advanced lift-off and bonding processes 60, 80, 100 discussed in detail 10 hereafter. These processes 60, 80, 100 generally provide for lifting-off and subsequent bonding of thin film materials or devices, such as compound semiconductors, having a thickness of typically less than 20 micrometers.
  • Figs. 3A through 3G illustrate a first lift-off and bonding process 60 wherein a carrier layer 74 is utilized to lift off, protect, transport, align, and ultimately bond thin film materials 66 or devices 68, including compound
  • a growth substrate 62 is provided with a sacrificial layer 64 and a thin film material 66.
  • the sacrificial layer 64 and material 66 are deposited on the growth substrate 62 using any conventional technique.
  • the material 66 can be any
  • amorphous material including polycrystalline material, crystalline material (for example, an epitaxial material) , or combinations of the foregoing materials.
  • depositing in the context of this document refers to any process for growing or forming one material
  • the growth substrate 62 is GaAs.
  • the sacrificial layer 64 is a thin layer of aluminum gallium arsenide l ⁇ GA ⁇ j As, where 0.6 ⁇ x ⁇ l.0.
  • the material 66 comprises In x Ga ⁇ x AS y ⁇ y (n-type or
  • etch processing may be employed to pattern the material 66 in order to form one or more devices 68.
  • the discussion hereafter refers only to the devices 68 and not to the material 66, but it should be understood that the discussion is equally applicable to the material 66 in an unpatterned state.
  • Fig. 3B shows several devices 68 to emphasize that, in general, the process 60 is performed on a mass scale to produce large pluralities of the devices 68 at a time.
  • the devices 68 can be, for example, a transistor, diode configuration, communication device, compound semiconductor device, or any other desired device.
  • the mesa etch uses, for example, a photoresist mask and is performed using, for instance, H 2 SO 4 :H 2 0 2 :H 2 0(1:8:160) as a fast gross etch with a final selective etch of NH 4 OH:H 2 0 2 (1:200) which stops at the AlAs sacrificial layer 64.
  • one or more material layers 72 can be deposited on the devices 68.
  • the material layers 72 may comprise metals (for contacts, as an example), semiconductors, or dielectrics. Deposition of the material layers 72 can occur using any of numerous conventional techniques. In the preferred embodiment, material layers 72 are deposited on the devices 68 via vacuum deposition.
  • the devices 68, with or without material layers 72, are completely coated with a carrier layer 74.
  • the carrier layer 74 is either a transparent polyimide or other organic material which itself can be made to act as a release layer.
  • Apiezon W which is essentially a black, opaque wax, can also be utilized as described in U.S. Patent 4,846,931 to Gmitter et al. of Bellcore.
  • the carrier layer 74 could be a metal, which has been evaporated, sputtered, and/or plated over the devices 68.
  • use of a transparent polyimide is preferred for several reasons.
  • polyimides exhibit the desirable mechanical property of being under residual tensile stress at room temperature. See Allen, M.G. , Mehregany, M. , Howe, R.T., and Senturia, S.D., "Microfabricated Structures for the In-Situ Measurement of Residual Stress, Young's Modulus, and Ultimate Strain of Thin Films, " Applied Physics Letters, Volume 51, No. 4, pp. 241-244, 1987. Finally, the thermal properties of polyimides are excellent. Temperatures in excess of 400°C can be maintained without damage to the polyimide or devices 68 protected thereby.
  • the sacrificial layer 64 is etched away using a standard HF:H 2 0 (1:10) etch solution to separate the devices 68 and surrounding carrier layer 74 from the growth substrate 62, as shown in Fig. IE.
  • metal layers ⁇ e.g ⁇ ., Al) or Al x Ga U:c As layers where x>0.4 can be included in the devices 68, because the devices 68 are protected on their sides from the etch solution HF:H 2 0 (1:10) by the carrier layer 74.
  • the combination can easily be handled and transported.
  • the devices 68 are next placed in contact with a host substrate 84, as shown in Fig. 3F. If the carrier layer 74 is a transparent polymer, alignment of the devices 68 with particular circuitry on the host substrate 84 is easily accomplished.
  • the devices 68 are bonded to the host substrate 84 by a variety of forces, including vander Waals bonding and metal-metal annealing. "Bonding" means affixing, adhering, or otherwise attaching one existing material or device to another.
  • the carrier layer 74 is dissociated from the devices 68.
  • the dissociation can be effectuated using many techniques.
  • the bond between devices 68 and the carrier layer 74 can be broken by the following well known methods: (1) thermally, for example, through spot heating or through local application of high-intensity laser light,
  • the devices 68 are in contact with the desired locations on the host substrate 84, as indicated in Fig. 3G.
  • the procedure in Fig. 3G is performed within a clean room.
  • the host substrate 84 can comprise a Si or GaAs circuit which has been developed and optimized, in perhaps a foundry, independent of the devices 68.
  • An oven-annealing step may be desirable at this point to further consolidate and strengthen the bonds between the devices 68 and the host substrate 84. Furthermore, a whole-wafer cleaning might also be carried out to remove any residual material from the carrier layer 74.
  • a peripheral frame (not shown) can be bonded to the carrier layer 74 before the growth substrate 62 is freed.
  • the peripheral frame can help in handling and aligning the devices 68.
  • the assembly would resemble a mounted pellicle after release from the growth substrate 62.
  • Figs. 4A through 4H illustrate a second lift-off and bonding process 80 utilizing a transfer medium for transporting and inverting the devices 68.
  • the second lift-off and bonding process 80 may be used to fabricate the electromagnetic communication devices 27, 33, 50 of Figs. 2A-2C.
  • the second lift-off and bonding process 80 calls for placing the freely maneuverable combination of the devices 68 and the carrier layer 74 onto a transfer medium 76, which in the preferred embodiment, is a diaphragm assembly comprising a diaphragm 78 and support ring 82.
  • the diaphragm assembly 76 is a drum-like structure fabricated using any standard micromachining techniques.
  • the diaphragm assembly 76 is formed by first coating a Si wafer with approximately 4 microns of a transparent polyimide.
  • the transparent polyimide is spin cast from a commercially available polymeric acid solution (DuPont PI 2611) which is baked at 150°C in air for 30 minutes and cured at 400°C in nitrogen for 1 hour.
  • the central portion of the Si wafer is etched from the backside using a HF:HN0 3 :H 2 0 etchant using a single-sided etching technique.
  • a single-sided etching technique for this purpose is disclosed in J.Y. Pan and S.D.
  • the etching process results in the diaphragm assembly 76 having a polymeric diaphragm 78, which measures approximately 4 ⁇ m thick and 3-25 millimeters (mm) in diameter, and which is supported by a Si ring 82.
  • the polymeric diaphragm 78 is transparent, taut, and mechanically tough.
  • the polymeric diaphragm 78 is ideal as a carrier for the devices 68.
  • a low power oxygen plasma etch is performed on the diaphragm 78 prior to bonding of the devices 68.
  • the oxygen plasma etch enhances the adhesion of the devices 68 to the diaphragm 78.
  • the carrier layer 74 is dissolved while affixed to the diaphragm assembly 76.
  • trichloroethylene is used to dissolve the Apiezon W.
  • the devices 68 are left alone bonded to the top of the polymeric diaphragm 78.
  • the prelift-off processing materials for example, the material layers 72, now reside on the top of the devices 68 supported by the polymeric diaphragm 78.
  • the devices 68 can now be selectively aligned through the transparent polymeric diaphragm 78 and bonded to a host substrate 84.
  • one or more devices 68', 68'' can be selectively bonded from an array of devices 68 as illustrated in Fig. 4G, or alternatively, the entire array of devices 68 can be bonded concurrently to the host substrate 84.
  • the process shown in Fig. 4G is performed within a clean room.
  • the host substrate 84 can comprise a circuit containing a Si or a GaAs substrate which has been developed, perhaps in a foundry, independent of the devices 68.
  • the bonding of the devices 68 to the host substrate 84 can be effectuated via many techniques. All techniques for causing release of the devices 68, which were described above in regard to the first lift-off and bonding process 60 of Figs.
  • the polymeric diaphragm 78 can be etched away around the devices 68 so as to release the devices 68 onto the host substrate 84.
  • the polymeric diaphragm 78 could be fabricated in a web-like manner so as to facilitate tearing and release of the devices 68.
  • the diaphragm assembly 76 may be placed in a mask aligner. With the diaphragm assembly 76 in a mask aligner, the devices 68 can be positioned on the host substrate 84 with a high precision (at least to within 1 ⁇ m.) .
  • Another feature of the second lift-off and bonding process 80 is that the devices 68 with material layers 72 can be bonded directly to metal contact layers 86 situated at the top surface of the host substrate 84, as illustrated by device 68'' in Fig. 4G. If the material layer 72 of device 68' ' is metal, then the coupling of the material layers 72 and the metal contact layer 86 associated with the device 68'' forms a much better electrical bond therebetween, than merely a vander Waals bond, generally because of the surface characteristics of metals. Additionally, if the material layer 72 is metal, it can be fused with the metal contact layer 86 via a heating process so as to further enhance the electrical characteristics of the connection.
  • one or more other material layers 88 such as a metal, semiconductor, or dielectric layer, or combinations thereof, may be deposited upon the devices 68 after the devices 68 are bonded to the host substrate 84 or to the layer 86 on the host substrate 84.
  • the foregoing second lift-off and bonding process 80 allows material layers, such as metal, semiconductor, or dielectric layers, to be deposited on both sides of each of the devices 68, as illustrated by the device 68' in Fig. 4H.
  • the resonant cavity device 50 of Fig. 2C which has mirror layers 54 on both planar sides of a thin film active region 56, may be constructed using the foregoing methodology.
  • the devices 68 are supported by a substrate (either the growth substrate 62 or host substrate 84) during the deposition process on each side, thereby providing mechanical support to the devices 68 while the potentially stress and/or strain producing layers 88, 72 are deposited onto the devices 68.
  • a substrate either the growth substrate 62 or host substrate 84
  • an array 90 of optical detectors 98 can be bonded to any suitable substrate in accordance with the novel processes 60, 80, 100 of the present invention.
  • the optical detectors 98 can be configured to simultaneously receive optical signals 91 from an image.
  • the optical signals 91 are then processed massively in parallel so as to gain a substantial speed advantage in processing, and consequently, real time evaluation of the image.
  • Fig. 6 shows a partial cross-section of the array 90 taken along line 6' -6'.
  • the array 90 is fabricated by first applying an insulating layer 92, such as a polyimide layer, on the host substrate 84, which has optical signal processing circuitry 84' .
  • the host substrate 84 can be Si, GaAs, or any other suitable substrate material.
  • the polyimide layer 92 can be about 1-4 microns in thickness.
  • holes 94 are cut into the polyimide layer 92.
  • the holes 94 are filled or partially filled with metal or metal alloy, preferably gold (Au) to form interconnects 96.
  • the thin film optical detectors 98 comprising, for instance, In x Ga ⁇ S y P ⁇ y
  • n-type or p-type where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l, a diode configuration, or some other suitable semiconductor, are bonded to the metal interconnects 96 using one of the lift-off and bonding processes 60, 80 disclosed herein.
  • the metal interconnects 96 serve the purpose of creating a MSM diode junction, as shown and described relative to Fig. 2A, and serve the purpose of communicating signals to the underlying processing circuitry 84' within the host substrate 84. If the optical detectors 98 are junction or diode devices, as shown and described relative to Fig. 2B, then the metal interconnects 96 serve to connect the detectors 98 to the underlying processing circuitry 84'. Because the metal interconnects 96 are extremely short, for example, about 1-2 microns, virtually no parasitic capacitance will hinder the speed of the optical detectors 98. Each of the optical detectors 98 can be allocated its own processing circuitry 84', as further shown in Fig. 6. Essentially, the processing circuitry 84' can directly and immediately process the optical signals 91.
  • a neural network can be situated in the host substrate 84.
  • the data could be partially processed by the host substrate 84, and then the optical signal data could be sent to a remote neural network or another substrate.
  • the processing circuitry could also be configured in hierarchical layers. In other words, another layer of processing circuitry (not shown) could integrate the results of the various elements of processing circuitry 84' .
  • the array 90 of optical detectors 98 described in relation to Figs. 5 and 6 can be produced by using the novel processes 60, 80 of respective Figs. 3 and 4. However, in addition, the inventors have developed a third lift-off and bonding process 100 directed to producing an array 90 of detectors 98 having Iri x Ga ⁇ x AS y P,.,,.
  • a growth substrate 62 is provided with a sacrificial layer 64 and a thin film material 66.
  • the growth substrate 62 is InP
  • the sacrificial layer 64 is InjGaj. x AS y Pi.
  • y material where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l, which is grown on the growth substrate 62
  • the material 66 is a In x Ga,_ r As y P ⁇ _. y material, where 0 ⁇ x ⁇ l and 0 ⁇ y ⁇ l, which is grown on the sacrificial layer 64.
  • Mesa etch processing is then used to define, or pattern, the detectors 98 from the material 66, as illustrated in Fig. 7B.
  • the detectors 98 are then completely coated with the carrier layer 74 in order to encapsulate the devices 98 on the growth substrate 62, as shown in Fig. 7C.
  • the InP growth substrate 62 is etched away with a first etch solution.
  • the first etch solution can be, for example, HC1:H 3 P0 4 (3:1).
  • the first etch solution does not affect the InGaAsP sacrificial layer 64, as shown in Fig. 7D.
  • the InGaAsP sacrificial layer 64 can be left with and used as part of the detectors 98 for the purpose of aiding emission, detection, or modulation.
  • a second etch solution which can be, for example, HF:H 2 0 2 :H 2 0 (1:1:10) or H 2 S0 4 :H 2 0 2 :H 2 0 (1:1:1) in the preferred embodiment, can be applied to remove the InGaAsP sacrificial layer 64, as illustrated in Fig. 7E.
  • Metals, semiconductors, and/or dielectric layers can be deposited onto both sides of the detectors 98 as outlined above in the discussion of the second lift-off and bonding process 80.
  • the detectors 98 can be selectively aligned and selectively bonded to any location on the host substrate 84.
  • the transfer medium 76 can be used to invert the detectors 98 before bonding them to the host substrate 84.
  • micromechanical Devices The present invention provides for the monolithic integration of any thin film materials and any devices on micromechanical devices.
  • a micromechanical device is a device which is fabricated using integrated circuit technology or related arts and which performs transduction of electrical energy to mechanical energy, or vice versa.
  • micromechanical devices must comprise a movable element(s) .
  • thin film materials or devices are formed and optimized on a growth substrate and are then bonded to the movable element(s) of a micromechanical device.
  • a micromechanical device 110 of the preferred embodiment has a thin film photonic device 112 on a generally square movable platform 114, which is supported by elongated legs I44a-144d above a substrate 134.
  • a movable micromechanical platform with support legs similar to the platform 114 of the present invention, has been produced previously in the art. See Y.W. Kim and M.G. Allen (a co-inventor herein) , “Single and Multilayer Surface Micromechanical Platforms Using Sacrificial Layers," Sensors and Actuators, Vol. 35, No. 1, Oct. 1992, pp. 61-68. Through the appropriate application of external voltages of typically around 35V, the prior art platform can be actuated in both the vertical and lateral directions by as much as approximately 5 ⁇ m and 15 ⁇ , respectively.
  • the micromechanical device 110 of the present invention is fabricated by producing the photonic device 112 independently of the platform 114 and associated structure.
  • the photonic device 112 is fabricated and then bonded to the platform 114 in accordance with the methodology of the second lift-off and bonding process 80 of Figs. 4A-4H, which process utilizes the novel transfer medium 76. Accordingly, the discussion details relative to the second lift-off and bonding process 80 of Figs. 4A-4H is incorporated herein by reference, and therefore only a brief overview of the procedure for fabricating and bonding the photonic device 112 is set forth hereafter for simplicity.
  • the photonic device 112 comprises a AlGaAs/GaAs/AlGaAs double heterostructure, which can be employed as an emi ter, detector, or modulator by applying certain voltage biases.
  • the as-grown layer structure 113 of the photonic device 112 is illustrated in Fig. 9. As shown in Fig. 9, an undoped AlAs sacrificial layer 118 with 0.2 m thickness is grown lattice matched to a GaAs growth substrate 116. The photonic device 112 is then grown lattice matched on top of the AlAs sacrificial layer 118.
  • the successive device layers 124, 126, 128 are mesa etched with a combination of nonselective and selective GaAs/AlGaAs etchants.
  • a AuZn/Au metallic electrode 128 is bonded and patterned on the device layer 126 using standard photolithographic techniques and metal etches. Although the metallic electrode 128 is initially on top of the as-grown structure 113, the device 112 with metallic electrode 128 is inverted when bonded by the transfer medium 76 (Fig. 4F and 4G) so that the metallic electrode 126 eventually resides on the bottom of the device 112 in the final integration. Therefore, the metallic electrode 128 is referred to as the bottom electrode of the photonic device 112.
  • the photonic device 112 is coated with a carrier layer of Apiezon W black wax, and the entire as-grown structure 113 is immersed in 10% HF to selectively etch away the AlAs sacrificial layer 118. After separation from the growth substrate 116, the photonic device 112 is bonded to the transfer medium 76.
  • the transfer medium 76 preferably comprises the transparent polyimide diaphragm 78 so that the device 112 can be accurately and selectively aligned during bonding of the device 112 on the host substrate. After positioning and aligning the device 112, the photonic device 112 is bonded to the moveable platform 114 of the photonic device 112.
  • the platform 114 is fabricated using standard micromachining techniques, as will be described relative to Figs. 10A-10I.
  • a plurality or array of Au strip-like substrate electrodes 132 are defined on an electrically isolated Si wafer 134. These substrate electrodes 132 are insulated with a polyimide layer 136 which is bonded over the substrate electrodes 132, as shown in Fig. 10B.
  • a copper (Cu) release layer 138 is bonded on top of the polyimide layer 136.
  • at least one and preferably three layers 142 of polyimide are spun onto the Cu release layer 138.
  • the polyimide layer(s) 142 essentially produces the supporting infrastructure of the top platform 114 and the support legs 144a-144d.
  • the platform size is 360 ⁇ m x 360 ⁇ m or 200 ⁇ m x 200 ⁇ m having respective leg widths of 20 ⁇ m and 40 ⁇ m for receiving a photonic device 112 having a respective size of 250 ⁇ m x 250 ⁇ m or 100 ⁇ m x 100 ⁇ m.
  • the polyimide layer(s) 142 is coated with a gold (Au) layer 146.
  • the Au layer 146 is bonded across the entire top surface of the layer(s) 142 ' and on the top surfaces of the opposing legs 144a, 144c, as shown in Fig. 8.
  • the Au layer 146 facilitates bonding of the photonic device 112 to the platform 114 by easily bonding or fusing with the AuZn/Au metallic bottom electrode 128 of the photonic device 112.
  • the Au layer 146 in combination with the AuZn/Au layer 128 form the ultimate bottom electrode of the micromechanical device 110.
  • che bottom electrode is electrically accessible at the surface of the substrate 134 as a result of the interconnecting paths running along legs 144a, 144c.
  • the photonic device 112 is bonded to the platform 142 using the transfer medium 76, as illustrated in Fig. 10F.
  • the procedure is described in detail relative to Figs. 4F and 4G.
  • a polyimide insulating layer 148 is spun over the exposed regions of the platform 114 and the photonic device 112, and a top access window 152 to the photonic device 112 is opened using any suitable technique, for instance, a reactive ion etching (RIE) technique.
  • RIE reactive ion etching
  • the top electrode 154 is defined so that the electrode 154 covers the top surface perimeter around the photonic device 112 and runs along the top surfaces of the two opposing legs 144b, 144d of the platform 114, as illustrated in the top view of Fig. 8. As illustrated in Fig. 101, the copper release layer
  • the micromechanical device 110 having a platform 114 with an integrated thin film photonic device 112.
  • the photonic device 112 may be electrically operated by applying voltages to the three available electrical electrode sources: the substrate electrodes 132, the bottom electrode 128, and the top electrode 154.
  • the bottom and top electrodes 128, 154 can be probed via respective pads 156a, 156c and 156b, 156d at the ends of the respective platform legs 144a, 144c and 144b, 144d.
  • an electrical source such as a voltage or current source
  • the platform 114 is moved vertically and/or laterally.
  • the platform 114 can be moved in a plurality of vertical and/or lateral directions as a result of the spaced array of substrate electrodes 132, which may be selectively energized.
  • the micromechanical device 110 of the present invention has many advantages over the prior art.
  • Previous work aimed at producing micromechanical devices with photonic elements has been focused almost exclusively on the micromachining of gallium arsenide or other compound semiconductor materials which can emit light.
  • these prior art embodiments lack the excellent mechanical properties of silicon and do not have established micromachining or circuit fabrication facilities as compared with silicon.
  • a micro-opto-mechanical system is formed which combines the ability to conduct and steer light with all of the advantages of silicon.
  • There are many applications for the micromechanical device 110 For example, in the optoelectronic industry, labor-intensive manual alignment of fibers with light emitters or detectors is expensive and time-consuming. Thus, the end cost of fiber optic "pigtailed" products is significantly higher than the sum cost of its components.
  • the micromechanical device 110 in accordance with the present invention provides a much more economical and efficient coupling solution.
  • the micromechanical device 110 can be used to automatically align an emitter/detector with an optical fiber by holding the optical fiber stationary while moving the photonic device 112 via electrical control signals applied to the substrate electrodes 132 and the bottom electrode 146.
  • micromechanical device 110 Other applications for the micromechanical device 110 include interferometric devices, such as accelerometers, and communications applications where receiver selective reception of light signals of various wavelengths is required. With respect to interferometric devices using the micromechanical device 110, the micromechanical device 110 is moved, and during movement, inertia causes the platform 114 and the photonic device 112 to move, thereby changing the shape of the cavity 138' beneath the platform 114. This change in cavity shape can be used to either control the wavelength of light to which a detector is sensitive or to control the frequency of operation of an emitter. Alternatively, the transmissive characteristics of the optical system made of device 112, cavity 138', and substrate 134 are altered due to the change in size of cavity 138' . In communications applications, the micromechanical device 110 can be operated like a filter. The photonic device 112 is positioned a particular distance above the substrate 134 so that only a certain wavelength or bandwidth of light is received for processing.

Abstract

Various novel lift-off and bonding processes (60, 80, 100) permit lift-off of thin film materials and devices (68), comprising InxGa1-xAsyP1-y where 0<x<1 and 0<y<1, from a growth substrate (62) and then subsequent alignable bonding of the same to a host substrate (84). As a result, high quality communication devices can be fabricated for implementing a three dimensional electromagnetic communication network within a three dimensional integrated circuit cube (10), an array (90) of optical detectors (98) for processing images at very high speed, and a micromechanical device (110) having a platform (114) for steering or sensing electromagnetic radiation or light.

Description

TITLE OF THE INVENTION
PROCESSFORLIFT-OFFOFTHIN
FILMMATERIALS FROMA GROWTHSUBSTRATE
This document is a continuation-in-part of U.S. application serial no. 07/865,379 filed April 8, 1992, by the same inventors herein for THREE DIMENSIONAL INTEGRATED
CIRCUITS, now U.S. Patent No. , and of U.S. application serial no. 07/865,126 filed April 8, 1992, by the same inventors herein for PROCESSES FOR LIFT-OFF OF THIN FILM MATERIALS AND FOR THE FABRICATION OF THREE DIMENSIONAL INTEGRATED CIRCUITS, now U.S. Patent No.
FIELD OF THE INVENTION
The present invention generally relates to integrated circuit technology, and. more particularly, to novel processes for the lift-off of any thin film material or device from a growth substrate and alignable bonding of the same to a host substrate as well as to the implementation of three dimensional integrated circuit cubes, resonant cavity devices, optical detectors, and micromechanical devices using the foregoing novel processes.
BACKGROUND OF THE INVENTION The monolithic integration of gallium arsenide (GaAs) materials and devices with host substrates, such as silicon
(Si), glass (Si02) , and polymers, will enable the fabrication of the next generation of integrated circuits, optical devices, and micromechanical devices, because it is known that InxGa1.xAsyP1_y materials, where 0<x<l and 0<y<l, and devices comprising the foregoing materials are ideal for electromagnetic communications applications. A standard technique for GaAs on Si integration is heteroepitaxial growth, which is described in H.Choi J. Mattia, G. Turner,, and B.Y. Tsauer, "Monolithic Integration of GaAs/AlGaAs LED and Si Driver Circuit", IEEE Electron Dev. Lett.. vol.9, pp. 512-514, 1988. However, the crystal quality of this heteroepitaxial material is often inadequate for many optical applications.
An integration method which seeks to preserve the high material quality of lattice-matched growth is the epitaxial lift-off process developed by Bell Communications Research, Inc., (Bellcore), as described in E. Yablonovitch, T.J. Gmitter, J.P. Harbison, and R. Bhat, "Double Heterostructure GaAs/AlGaAs Thin Film Diode Lasers on Glass Substrates", IEEE Phot. Tech. Lett.. 1, pp. 41-42, 1989. Essentially , a thin aluminum arsenide (AlAs) sacrificial layer is deposited, or grown, on a GaAs substrate, and then GaAs/AlGaAs device epitaxial layers are grown on top of the AlAs layer. The GaAs/AlGaAs lattice-matched epitaxial layers are separated from the growth substrate by selectively etching the AlAs sacrificial layer. These device layers are then mounted in a hybrid fashion onto a variety of host substrates. The device layers are of high quality and are currently being used for the integration of GaAs/AlGaAs materials with host substrates, such as Si, glass, lithium niobate, and polymers.
However, although the Bellcore technique yields high quality material, it has several problems, including the inability to align and selectively bond the devices. Moreover, there are difficulties in contacting and depositing material layers on both sides of the devices. Hence, at present, the Bellcore technique is inadequate for producing emitters, detectors, and modulators for three dimensional integrated circuits. SUMMARY OF THE INVENTION
The present invention provides various novel processes for monolithically integrating any thin film material or any device, including semiconductors and compound semiconductors. The processes involve separation, or "lift-off, " of the thin film material or device from a growth substrate, selective alignment of the same, and then selective bonding of the same to a host substrate. Significantly, the novel processes may be utilized to produce and bond high quality emitters, detectors, or modulators for implementing three dimensional communication, and consequently, the fabrication of three dimensional integrated circuit cubes is realized. Other various optical applications are also contemplated as described herein. Moreover, the processes may be utilized in the fabrication of micromechanical devices.
In accordance with the present invention, a first lift-off and bonding process (reference numeral 60; Figs. 3A-3G) comprises the following steps. A thin film material is deposited on a sacrificial layer situated on a growth substrate. Optionally, a device may be defined or patterned in the thin film material. All exposed sides of the material or device, if applicable, are coated with a transparent carrier layer. The sacrificial layer is then etched away to release from the growth substrate the combination of the transparent carrier layer and either the material or the device. The material or device can then be selectively aligned and bonded to a host substrate. If the carrier layer comprises a plurality of devices, then they can be selectively bonded to the host substrate. Finally, the transparent carrier layer is removed, thereby leaving the material or device on the host substrate.
In accordance with the present invention, a second lift-off and bonding process (reference numeral 80; Figs. 4A-4H) comprises the following steps. A thin film material is deposited on a sacrificial layer situated on a growth substrate. Optionally, a device may be defined, or patterned, in the thin film material. All exposed sides, or the exposed region, of the material or device, if applicable, are coated with a carrier layer. The sacrificial layer is etched away to release the combination of the material or device and the carrier layer from the growth substrate. The material or device is then bonded to a transfer medium. The carrier layer is removed. Finally, the material or device is aligned and selectively bonded to a host substrate from the transfer medium.
In -accordance with the present invention, a third lift-off and bonding process (reference numeral 100; Figs. 7A-7G) comprises the following steps. A thin film material is deposited on a sacrificial layer which is deposited on a growth substrate. Optionally, a device may be defined, or patterned, in the thin film material. All exposed sides, or the exposed region, of the material or device, if applicable, are coated with a carrier layer. The growth substrate is etched away. The sacrificial layer may be retained or is etched away. The device is bonded to a transfer medium. The carrier layer is removed. 'Finally, the material or device is aligned and bonded to the host substrate from the transfer medium.
The present invention provides for three dimensional integrated circuit cubes (reference numeral 10; Fig. l) and other applications via the aforementioned novel lift-off and bonding processes. These processes are used for monolithically integrating thin film electromagnetic emitters, detectors, or modulators. In a monolithic three dimensional integrated circuit cube fabricated in accordance- with the present invention, electromagnetic communication occurs vertically through any integrated circuit layer(s) , which can have operational circuitry, and/or occurs laterally in the same integrated circuit layer. Electromagnetic signals are sent from an emitter and received by one or more detectors situated at some other location anywhere in the integrated circuit cube.
In basic concept, the three dimensional integrated circuit cube can be described as follows. A first integrated circuit layer in the three dimensional integrated circuit has a first and a second side. An emitter situated either on the first side or on a layer spaced from the first integrated circuit layer sends electromagnetic signals towards the direction of the first side. The emitter can have an emitting junction, for example, created by
Figure imgf000007_0001
materials (n-type coupled to p-type) , where 0<x<l and 0<y<l. The signals sent from the emitter pass through one or more layers because the layers are transparent to the carrier frequency of the signals. A detector is situated to receive the electromagnetic signals from the direction of the second side. The detector can be situated on the second side of the integrated circuit layer or on a different layer in the integrated circuit. Moreover, the detector can have a detecting junction, for example, that may be created by the materials used in the emitter. Worth noting is that the emitter and detector may be identical except for electrical excitation, and may be freely interchanged by changing electrical excitation so as to further increase the flexibility of the proposed invention. Finally, the foregoing emitters and detectors can be situated anywhere throughout the integrated circuit so as to provide for a very complex and flexible three dimensional communication networ . The present invention provides for the fabrication of a high performance resonant cavity device (reference numeral 50; Fig. 2C) , which can be operated as an emitter, detector, or modulator. The resonant cavity device comprises an active region having a first side and a second side. The active region may have a diode configuration or some other element which emits, detects, or modulates electromagnetic energy. A first mirror layer is situated adjacent to the first side of the device and is deposited after the active region is deposited on a first substrate. A second mirror layer is situated adjacent to the second side and is deposited after the active region with the first mirror layer are bonded to a second substrate.
The present invention provides for the fabrication of an array of optical detectors (reference numeral 90; Figs. 5, 6) for an imaging or video system. The array of optical detectors is monolithically formed on an external surface of an integrated circuit. Each integrated layer has a polyimide or other electrically insulating layer with a top and a bottom and a hole therethrough leading to processing circuitry. The thin film detectors, placed on top of the polyimide or other electrically insulating layer, convert the optical signal to an electrical signal. The processing circuitry is configured to process the converted optical signals. The hole is filled with a conductor configured to transport the converted optical signals to the processing circuitry. The detectors can be made of an epitaxial layer, for example, comprised of either GaAs, InP or InGaAsP situated at the top of the polyimide layer in contact with the metal. The epitaxial layer alone can create a detecting junction, or the epitaxial layer in combination with the metal can create a detecting junction which receives optical signals from an exterior source and immediately transmits the signals to the processing circuitry.
The present invention provides for the fabrication of a micromechanical device (reference numeral 110; Fig.8, 101) for providing efficient steerable optical coupling with integrated circuitry. The micromechanical device comprises a movable platform supported by legs on a substrate. The substrate has one or more substrate electrodes and the platform has a bottom electrode. The platform is moved by applying a first electrical source between the first and bottom electrodes. Moreover, a photonic device resides on the platform and is movable with the platform. The photonic device has a top electrode thereon. Further, the photonic device serves as a light interface, by emitting, receiving, or modulating light, when a second electrical source is applied between the top and the bottom electrodes.
FEATURES AND ADVANTAGES
The present invention overcomes the deficiencies of the prior art, as noted above, and further provides for the following features and advantages.
An advantage of the novel processes of the present invention is that they provide for the lift-off of any thin film material or device from a growth substrate, alignment of the same, and then selective bonding of the same to a host substrate. The thin film material and the host substrate can comprise any materials, including amorphous, polycrystalline, crystalline materials, or combinations thereof. Another advantage of the novel processes of the present invention is that they provide a means for handling and bonding discrete devices which are too thin and delicate for manipulation by conventional means.
Another advantage of the novel processes of the present invention is that they provide for the lift-off and bonding of InxGaj.j SyPj.j, materials and devices (n-type or p-type) , where 0<x<l and 0<y<l, which are ideal for communications and optical applications.
Another advantage of the novel processes of the present invention is that they provide for selective alignment and selective bonding of particular devices from arrays of devices to existing circuitry. Moreover, contacts may be provided on both sides of the device.
Another advantage of the novel processes of the present invention is that material layers, such as metals, semiconductors, or dielectrics, can be easily applied to both sides of a thin film material or device, thereby potentially decreasing cost and improving performance. An example is a low cost, high performance, resonant cavity emitter, detector, or modulator.
Another advantage of the novel processes of the present invention is that they can be used to easily, inexpensively, and efficiently fabricate three dimensional communication networks within integrated circuits. As a result, massively parallel processing is possible, thereby enhancing processing speed.
Another advantage of the processes of the present invention is that they provide for extensive image processing and video applications. Optical detectors fabricated from semiconductor materials, such as GaAs, InP, or InGaAsP based materials, can be integrated directly on top of an existing Si, GaAs, or Si substrate. Further, the Si substrate could have processing circuitry for processing signals received by individual optical detectors or aggregates thereof.
Another advantage of the processes of the present invention is that they can be utilized to fabricate micromechanical devices. Thin film materials or devices can be bonded to a very small movable element of the micromechanical device.
Another advantage of the three dimensional integrated circuit cube of the present invention is that it provides for massively parallel input/output (I/O) ports. Specifically, the number of I/O lines which can interface to an integrated circuit is substantially enhanced, because I/O contacts can be placed not only around the sides of the integrated circuit cube, but also on the top and bottom. These I/O can be very fast, and optical I/O as well. In essence, integrated circuit "cubes" are constructed. Another advantage of the three dimensional integrated circuit cube of the present invention is that electronic circuits can be produced to occupy less space due to an enhanced three dimensional interconnection network.
Another advantage of the three dimensional integrated circuit cube of the present invention is that they can be fabricated from inexpensive Si and/or GaAs wafers. In other words, integrated circuits can be first fabricated in an inexpensive manner using conventional Si or GaAs foundries. Then, optical emitters and/or detectors can be attached to the foundry Si or GaAs circuits in post-processing steps.
Another advantage of the three dimensional integrated circuit cube of the present invention is that the Si or GaAs circuitry and the emitters/detectors can be independently optimized and/or tested before integration for high yield and high performance.
Further features and advantages of the present invention will become apparent to one skilled in the art upon examination of the following drawings and the detailed description. It is intended that any additional features and advantages be incorporated herein.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention, as defined in the claims, can be better understood with reference to the following drawings. The drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating principles of the present invention.
Fig. 1 shows a three dimensional integrated circuit cube having three dimensional electromagnetic communication capabilities throughout; Figs. 2A-2C show examples of various electromagnetic communication devices which are usable as emitters, detectors, or modulators within the three dimensional integrated circuit cube of Fig. 1 or in other various applications; Fig. 3A-3G show a first lift-off and bonding process for thin film materials or devices, such as the devices of Figs. 2A-2C, wherein a carrier layer is utilized to lift-off and protect the thin film materials or devices; Figs. 4A-4H show a second lift-off and bonding process for thin film materials or devices, such as the devices of Figs. 2A-2C, wherein a transfer medium is utilized to transfer and invert the thin film materials or devices; Fig. 5 shows an array of optical detectors; Fig. 6 shows a partial cross section of the array of optical detectors of Fig. 5 taken along line 6' -6';
Figs. 7A-7G show a third lift-off and bonding process for producing the optical detectors of Figs. 5 and 6; Fig. 8 shows a micromechanical device; Fig. 9 shows a photonic device used in the micromechanical device of Fig. 8; and
Figs. 10A-10I show a fabrication process for producing the micromechanical device of Fig. 8, and specifically, Fig. 101 shows a cross section of the micromechanical device of Fig. 8 taken along line 101'-101'.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
I. Three Dimensional Integrated Circuits
Fig. 1 illustrates a multilayered integrated circuit cube (IC) 10 wherein electromagnetic communication can occur in all directions throughout the three dimensional structure. Significantly, in addition to planar communication, vertical communication can occur directly through one or more integrated circuit layers 12, 14, thereby resulting in a truly three dimensional communication network. Although not shown for simplicity, the integrated circuit cube 10 can have numerous layers, and the principles described herein are equally applicable.
In the present invention, integrated circuit layers communicate via electromagnetic signals which can pass unhindered through the layers due to the wavelength associated with the electromagnetic signals. If layers 12, 14 are fabricated from Si, then the electromagnetic signals must have a wavelength λ greater than 1.12 micrometers (μm) in order for the Si to be transparent to the electromagnetic signals. If the layers 12, 14 are GaAs, then the wavelength λ must be greater than 0.85 μm to establish transparency of the electromagnetic signals. However, many communications wavelengths are possible depending upon the chemical composition of the layers 12, 14. Furthermore, with the implementation of modulation techniques, the number of potential communication channels is virtually infinite.
As shown in Fig. 1, electromagnetic communication devices 16-22 are positioned throughout the integrated circuit cube 10 to permit communication throughout the cube 10, and importantly, to permit vertical communication through IC layers 12, 14. Each of the communication devices 16-22 can be operated as an emitter, detector, or modulator, and these devices 16-22 communicate signals amongst each other as indicated by propagation arrows in Fig. 1. Moreover, the electromagnetic communication devices 16-22 can also be switched so as to operate as more than one of the foregoing communication elements. In other words, for example, any of the electromagnetic communication devices 16-22 could be switched to operate as both an emitter and a detector, or as a transceiver.
Figs. •2A through 2C show various specific examples of electromagnetic communication devices which can be used to implement the electromagnetic communication channels of Fig. 1. Figs. 2A through 2C illustrate devices having diode configurations. Each diode configuration can act as an emitter, detector, and/or modulator, which concept is well known in the art. Essentially, electromagnetic signals (including optical signals) are created, detected, or modulated by the diode configurations based upon the electrical biasing applied to the junction formed by the two materials adjoined in each of the diode configurations. For a discussion of diode configurations used for electromagnetic communications purposes, see S.M. Sze, Physics of Semiconductor Devices (1981) . It should be noted that the devices of Figs. 2A-2C must be of very high quality in order to communicate at the wavelengths mentioned previously relative to Si (λ>1.12μm) and GaAs (λ>0.85) . The electromagnetic communication devices of Figs. 2A- C are described hereafter. Fig. 2A shows a metal-semiconductor-metal (MSM) diode 33. In the MSM diode 33, In-Ga.l_J_syBl.ymaterials 28 (n-type or p-type) , where 0<x<l and 0<y<l, are coupled to a metal 32, such as gold, silver, copper, aluminum, or the like.
Figs. 2B shows another semiconductor diode 33. An n-type
Figure imgf000014_0001
material 36, where 0<x<l and 0<y<l, is coupled to a p-type Inx.Ga1.xAsy.P1_.y. material 38, where 0< x'<l and 0< y'<l. Fig. 2C shows a resonant cavity device 50 having an active region 56, mirrors 54 adjacent to the active region 56, and optional contact layers 58 adjacent to the mirrors 54. The active region 56 can be a diode configuration, for example, one of those diode configurations shown in Figs. 2A or 2B, or some other suitable element which emits, detects, or modulates electromagnetic energy. Mirrors 54 may comprise any metal, semiconductor, or dielectric layer, or combinations thereof, but preferably is a plurality of
Figure imgf000014_0002
semiconductor layers where 0<x<l and 0<y<l, for providing essentially signal frequency filtering, which concept and implementation is well known in the art. In other words, the vertical span of the mirrors 54, or the distance between each metal layer 58 and the active region 56 determines the wavelength of signal which is received with the highest signal intensity. Finally, the contact layers 58 may comprise a metal, semiconductor, or dielectric layer, or combinations thereof, but preferably is a metal layer, for biasing the device 50 so that it responds as an emitter, detector, or modulator. However, it should be noted that the device 50 may be biased by some other means, such as with an optic beam, in which case, the contacts 58 are not required for operation of the device 50.
Communication using the diode configurations is initiated as follows. The diode configuration is first biased with a voltage. Propagation or reception depends, in large part, upon the device design and direction of voltage biasing. The diode configurations of Fig. 2A through 2C will send and receive electromagnetic signals having wavelengths λ between 1.3 and 1.55 microns, which is well above the Si and GaAs transparency wavelength thresholds of 1.12 and 0.85 microns, respectively. Note that communication is possible using different emitter and detector types, depending upon the materials utilized in the configuration. It is further envisioned that modulators, for instance, multiple quantum well (MQW) reflective electroabsorption light modulators, that emitters, for instance, surface emitting lasers (SELs) and vertical cavity surface emitting lasers (VCSELs) , and that detectors, for instance, resonant cavity detectors which are developed from InjGaj.j SyPj.y compounds, where 0<x<l and 0<y<l, can be employed to more efficiently communicate the signals in the three dimensional integrated circuit cube 10 of Fig. l. These devices cause less heating problems and can switch much faster than diode configurations. Detailed discussions regarding SELs and VCSELs can be found in IEEE Journ. Quant. Elect.. Vol. 64, No. 6, Special Issue on Semiconductor Lasers, 1991, and J. Jewell, J. Harbison, A. Scherer, Y. Lee and L. Florez, IEEE Journal Quant. Elect.. Volume 7, No. 6, pp. 1332-1346. _
The bonding of high quality InjGaj.j SyPj.y based materials and devices to host substrates is a key element to the realization of the diode configurations of Figs. 2A-2C and the envisioned laser configurations, and more generally, to 5 the realization of three dimensional IC cubes and other applications in accordance with the present invention. To provide for the bonding of InxGaι_xAsyPl..y based materials, the inventors have developed several advanced lift-off and bonding processes 60, 80, 100 discussed in detail 10 hereafter. These processes 60, 80, 100 generally provide for lifting-off and subsequent bonding of thin film materials or devices, such as compound semiconductors, having a thickness of typically less than 20 micrometers.
15 II. First Lift-Off And Bonding- Process
Figs. 3A through 3G illustrate a first lift-off and bonding process 60 wherein a carrier layer 74 is utilized to lift off, protect, transport, align, and ultimately bond thin film materials 66 or devices 68, including compound
20 semiconductors. With reference to Fig. 3A, a growth substrate 62 is provided with a sacrificial layer 64 and a thin film material 66. The sacrificial layer 64 and material 66 are deposited on the growth substrate 62 using any conventional technique. The material 66 can be any
25 material, including amorphous material, polycrystalline material, crystalline material (for example, an epitaxial material) , or combinations of the foregoing materials. Furthermore, "depositing" in the context of this document refers to any process for growing or forming one material
30 on another as in the case of an epitaxial material.
In the preferred embodiment, the growth substrate 62 is GaAs. The sacrificial layer 64 is a thin layer of aluminum gallium arsenide l^GA^jAs, where 0.6<x<l.0. Moreover, the material 66 comprises InxGa^xASy ^y (n-type or
35 p-type) , where 0<x<l and 0<y<l. Although not required to practice the novel process 60, mesa etch processing may be employed to pattern the material 66 in order to form one or more devices 68. For simplicity, the discussion hereafter refers only to the devices 68 and not to the material 66, but it should be understood that the discussion is equally applicable to the material 66 in an unpatterned state. Moreover, Fig. 3B shows several devices 68 to emphasize that, in general, the process 60 is performed on a mass scale to produce large pluralities of the devices 68 at a time. The devices 68 can be, for example, a transistor, diode configuration, communication device, compound semiconductor device, or any other desired device. The mesa etch uses, for example, a photoresist mask and is performed using, for instance, H2SO4:H202:H20(1:8:160) as a fast gross etch with a final selective etch of NH4OH:H202(1:200) which stops at the AlAs sacrificial layer 64.
Other processing steps can occur relative to the devices 68 either before or after the mesa etch patterning. For instance, as shown in Fig. 3C, one or more material layers 72 can be deposited on the devices 68. The material layers 72 may comprise metals (for contacts, as an example), semiconductors, or dielectrics. Deposition of the material layers 72 can occur using any of numerous conventional techniques. In the preferred embodiment, material layers 72 are deposited on the devices 68 via vacuum deposition.
Next, the devices 68, with or without material layers 72, are completely coated with a carrier layer 74. In the preferred embodiment, the carrier layer 74 is either a transparent polyimide or other organic material which itself can be made to act as a release layer. Apiezon W, which is essentially a black, opaque wax, can also be utilized as described in U.S. Patent 4,846,931 to Gmitter et al. of Bellcore. Furthermore, it is also possible that the carrier layer 74 could be a metal, which has been evaporated, sputtered, and/or plated over the devices 68. However, use of a transparent polyimide is preferred for several reasons. Because of its transparency, devices 68 can be viewed while encapsulated and therefore aligned as will be further discussed hereinafter. Moreover, polyimides exhibit the desirable mechanical property of being under residual tensile stress at room temperature. See Allen, M.G. , Mehregany, M. , Howe, R.T., and Senturia, S.D., "Microfabricated Structures for the In-Situ Measurement of Residual Stress, Young's Modulus, and Ultimate Strain of Thin Films, " Applied Physics Letters, Volume 51, No. 4, pp. 241-244, 1987. Finally, the thermal properties of polyimides are excellent. Temperatures in excess of 400°C can be maintained without damage to the polyimide or devices 68 protected thereby.
Next, as shown in Fig. 3E, the sacrificial layer 64 is etched away using a standard HF:H20 (1:10) etch solution to separate the devices 68 and surrounding carrier layer 74 from the growth substrate 62, as shown in Fig. IE. In accordance with a significant aspect of the present invention, metal layers { e.g~., Al) or AlxGaU:cAs layers where x>0.4 can be included in the devices 68, because the devices 68 are protected on their sides from the etch solution HF:H20 (1:10) by the carrier layer 74. For a further discussion, see I. Pollentier, L. Buydens, P. Van Daele, P. Demeester, "Fabrication of GaAs--AlGaAs GRIN--SCH SQW Laser Diode on Silicon by Epitaxial Lift-Off," IEEE Phot. Tech. Lett.. 3, 2, pp. 115-117, 1991.
After the combination of the devices 68 and the carrier layer 74 has been etched away from the substrate
62, the combination can easily be handled and transported.
The devices 68 are next placed in contact with a host substrate 84, as shown in Fig. 3F. If the carrier layer 74 is a transparent polymer, alignment of the devices 68 with particular circuitry on the host substrate 84 is easily accomplished. The devices 68 are bonded to the host substrate 84 by a variety of forces, including vander Waals bonding and metal-metal annealing. "Bonding" means affixing, adhering, or otherwise attaching one existing material or device to another.
After the devices 68 have been aligned and positioned over desired locations on top of the host substrate 84, the carrier layer 74 is dissociated from the devices 68. The dissociation can be effectuated using many techniques. For example, the bond between devices 68 and the carrier layer 74 can be broken by the following well known methods: (1) thermally, for example, through spot heating or through local application of high-intensity laser light,
(2) photolytically through local exposure to short-wavelength laser light, (3) photochemically through local exposure to short-wavelength laser light in the presence of a reactive gas, or (4) chemically by etching or dissolution. After dissociation, the devices 68 are in contact with the desired locations on the host substrate 84, as indicated in Fig. 3G.
Preferably, the procedure in Fig. 3G is performed within a clean room. Moreover, the host substrate 84 can comprise a Si or GaAs circuit which has been developed and optimized, in perhaps a foundry, independent of the devices 68.
An oven-annealing step may be desirable at this point to further consolidate and strengthen the bonds between the devices 68 and the host substrate 84. Furthermore, a whole-wafer cleaning might also be carried out to remove any residual material from the carrier layer 74.
Another aspect of the first lift-off and bonding process 60 is that a peripheral frame (not shown) can be bonded to the carrier layer 74 before the growth substrate 62 is freed. The peripheral frame can help in handling and aligning the devices 68. The assembly would resemble a mounted pellicle after release from the growth substrate 62.
III. Second Lift-Off And Bonding Process
Figs. 4A through 4H illustrate a second lift-off and bonding process 80 utilizing a transfer medium for transporting and inverting the devices 68. As with the first lift-off and bonding process 60, the second lift-off and bonding process 80 may be used to fabricate the electromagnetic communication devices 27, 33, 50 of Figs. 2A-2C.
The process steps described relative to Fig. 3A-3E of the first lift-off and bonding process 60 are substantially identical to the respective process steps of Figs. 4A-4E of the second lift-off and bonding process 80. Consequently, the discussion relative to Figs. 3A-3E is incorporated herein by reference and is applicable to the second lift¬ off and bonding process 80.
At the step shown in Fig. 4F, the second lift-off and bonding process 80 calls for placing the freely maneuverable combination of the devices 68 and the carrier layer 74 onto a transfer medium 76, which in the preferred embodiment, is a diaphragm assembly comprising a diaphragm 78 and support ring 82. The diaphragm assembly 76 is a drum-like structure fabricated using any standard micromachining techniques.
Preferably, the diaphragm assembly 76 is formed by first coating a Si wafer with approximately 4 microns of a transparent polyimide. The transparent polyimide is spin cast from a commercially available polymeric acid solution (DuPont PI 2611) which is baked at 150°C in air for 30 minutes and cured at 400°C in nitrogen for 1 hour. After the Si wafer has been coated with the polyimide, the central portion of the Si wafer is etched from the backside using a HF:HN03:H20 etchant using a single-sided etching technique. A single-sided etching technique for this purpose is disclosed in J.Y. Pan and S.D. Senturia, "Suspended Membrane Methods for Determining the Effects of Humidity on the Mechanical Properties of Thin Polymer Films, " Society of Plastics Engineers Technical Papers: ANTEC '91. Volume 37, pp. 1618-1621, May, 1991. The etching process results in the diaphragm assembly 76 having a polymeric diaphragm 78, which measures approximately 4 μm thick and 3-25 millimeters (mm) in diameter, and which is supported by a Si ring 82. The polymeric diaphragm 78 is transparent, taut, and mechanically tough. Thus, the polymeric diaphragm 78 is ideal as a carrier for the devices 68.
Optionally, a low power oxygen plasma etch is performed on the diaphragm 78 prior to bonding of the devices 68. The oxygen plasma etch enhances the adhesion of the devices 68 to the diaphragm 78.
Next, the carrier layer 74 is dissolved while affixed to the diaphragm assembly 76. In the preferred embodiment, trichloroethylene is used to dissolve the Apiezon W. As a result, the devices 68 are left alone bonded to the top of the polymeric diaphragm 78. Note that the prelift-off processing materials, for example, the material layers 72, now reside on the top of the devices 68 supported by the polymeric diaphragm 78. As shown in Fig. 4G, the devices 68 can now be selectively aligned through the transparent polymeric diaphragm 78 and bonded to a host substrate 84. Note that one or more devices 68', 68'' can be selectively bonded from an array of devices 68 as illustrated in Fig. 4G, or alternatively, the entire array of devices 68 can be bonded concurrently to the host substrate 84. Preferably, the process shown in Fig. 4G is performed within a clean room. Moreover, the host substrate 84 can comprise a circuit containing a Si or a GaAs substrate which has been developed, perhaps in a foundry, independent of the devices 68. The bonding of the devices 68 to the host substrate 84 can be effectuated via many techniques. All techniques for causing release of the devices 68, which were described above in regard to the first lift-off and bonding process 60 of Figs. 3A-3G, can be utilized in the second lift-off and bonding process 80 of Figs. 4A-4H. In addition, the polymeric diaphragm 78 can be etched away around the devices 68 so as to release the devices 68 onto the host substrate 84. Furthermore, it is envisioned that the polymeric diaphragm 78 could be fabricated in a web-like manner so as to facilitate tearing and release of the devices 68. To further enhance the alignment of devices 68, the diaphragm assembly 76 may be placed in a mask aligner. With the diaphragm assembly 76 in a mask aligner, the devices 68 can be positioned on the host substrate 84 with a high precision (at least to within 1 μm.) .
Another feature of the second lift-off and bonding process 80 is that the devices 68 with material layers 72 can be bonded directly to metal contact layers 86 situated at the top surface of the host substrate 84, as illustrated by device 68'' in Fig. 4G. If the material layer 72 of device 68' ' is metal, then the coupling of the material layers 72 and the metal contact layer 86 associated with the device 68'' forms a much better electrical bond therebetween, than merely a vander Waals bond, generally because of the surface characteristics of metals. Additionally, if the material layer 72 is metal, it can be fused with the metal contact layer 86 via a heating process so as to further enhance the electrical characteristics of the connection.
Further, as shown in Fig. 4H, one or more other material layers 88, such as a metal, semiconductor, or dielectric layer, or combinations thereof, may be deposited upon the devices 68 after the devices 68 are bonded to the host substrate 84 or to the layer 86 on the host substrate 84. Thus, the foregoing second lift-off and bonding process 80 allows material layers, such as metal, semiconductor, or dielectric layers, to be deposited on both sides of each of the devices 68, as illustrated by the device 68' in Fig. 4H. Note that the resonant cavity device 50 of Fig. 2C, which has mirror layers 54 on both planar sides of a thin film active region 56, may be constructed using the foregoing methodology. It should be further noted that the devices 68 are supported by a substrate (either the growth substrate 62 or host substrate 84) during the deposition process on each side, thereby providing mechanical support to the devices 68 while the potentially stress and/or strain producing layers 88, 72 are deposited onto the devices 68.
IV. Optical Detector Array For Imaging Systems For image processing and other video applications, an array 90 of optical detectors 98, illustrated in Fig. 5, can be bonded to any suitable substrate in accordance with the novel processes 60, 80, 100 of the present invention. Such an array 90 would have many advantages. The optical detectors 98 can be configured to simultaneously receive optical signals 91 from an image. The optical signals 91 are then processed massively in parallel so as to gain a substantial speed advantage in processing, and consequently, real time evaluation of the image.
Fig. 6 shows a partial cross-section of the array 90 taken along line 6' -6'. Preferably, the array 90 is fabricated by first applying an insulating layer 92, such as a polyimide layer, on the host substrate 84, which has optical signal processing circuitry 84' . The host substrate 84 can be Si, GaAs, or any other suitable substrate material. Moreover, the polyimide layer 92 can be about 1-4 microns in thickness. Next, holes 94 are cut into the polyimide layer 92. The holes 94 are filled or partially filled with metal or metal alloy, preferably gold (Au) to form interconnects 96. Finally, the thin film optical detectors 98 comprising, for instance, InxGa^ SyP^y
(n-type or p-type) where 0<x<l and 0<y<l, a diode configuration, or some other suitable semiconductor, are bonded to the metal interconnects 96 using one of the lift-off and bonding processes 60, 80 disclosed herein.
If the optical detectors 98 comprise InxGa]..rAsyP1_y, then the metal interconnects 96 serve the purpose of creating a MSM diode junction, as shown and described relative to Fig. 2A, and serve the purpose of communicating signals to the underlying processing circuitry 84' within the host substrate 84. If the optical detectors 98 are junction or diode devices, as shown and described relative to Fig. 2B, then the metal interconnects 96 serve to connect the detectors 98 to the underlying processing circuitry 84'. Because the metal interconnects 96 are extremely short, for example, about 1-2 microns, virtually no parasitic capacitance will hinder the speed of the optical detectors 98. Each of the optical detectors 98 can be allocated its own processing circuitry 84', as further shown in Fig. 6. Essentially, the processing circuitry 84' can directly and immediately process the optical signals 91.
A neural network can be situated in the host substrate 84. In other similar embodiments, the data could be partially processed by the host substrate 84, and then the optical signal data could be sent to a remote neural network or another substrate.
The processing circuitry could also be configured in hierarchical layers. In other words, another layer of processing circuitry (not shown) could integrate the results of the various elements of processing circuitry 84' . V. Third Lift-Off And Bonding Process
The array 90 of optical detectors 98 described in relation to Figs. 5 and 6 can be produced by using the novel processes 60, 80 of respective Figs. 3 and 4. However, in addition, the inventors have developed a third lift-off and bonding process 100 directed to producing an array 90 of detectors 98 having IrixGa^xASyP,.,,.
The third lift-off and bonding process 100 will be described with regard to Fig. 7. The steps of the process which are shown in Figs. 7A, 7B, 7C are substantially similar to the steps shown and described relative to, respectively, Figs. 3A, 3B, 3D and 4A, 4B, 4D. Therefore, the discussion in regard to the latter figures is incorporated herein and applies to the third lift-off and bonding process 100 of Fig. 7. Briefly described, referring to Fig. 7A, a growth substrate 62 is provided with a sacrificial layer 64 and a thin film material 66. In the process of Fig. 7, the growth substrate 62 is InP, the sacrificial layer 64 is InjGaj.xASyPi.y material, where 0<x<l and 0<y<l, which is grown on the growth substrate 62, and the material 66 is a InxGa,_rAsyPι_.y material, where 0<x<l and 0<y<l, which is grown on the sacrificial layer 64. Mesa etch processing is then used to define, or pattern, the detectors 98 from the material 66, as illustrated in Fig. 7B. The detectors 98 are then completely coated with the carrier layer 74 in order to encapsulate the devices 98 on the growth substrate 62, as shown in Fig. 7C.
After the carrier layer 74 has been applied, the InP growth substrate 62 is etched away with a first etch solution. In the preferred embodiment, the first etch solution can be, for example, HC1:H3P04 (3:1). The first etch solution does not affect the InGaAsP sacrificial layer 64, as shown in Fig. 7D. The InGaAsP sacrificial layer 64 can be left with and used as part of the detectors 98 for the purpose of aiding emission, detection, or modulation. Alternatively, a second etch solution, which can be, for example, HF:H202:H20 (1:1:10) or H2S04:H202:H20 (1:1:1) in the preferred embodiment, can be applied to remove the InGaAsP sacrificial layer 64, as illustrated in Fig. 7E. Metals, semiconductors, and/or dielectric layers can be deposited onto both sides of the detectors 98 as outlined above in the discussion of the second lift-off and bonding process 80.
At this point, the detectors 98 can be selectively aligned and selectively bonded to any location on the host substrate 84. In the alternative, as shown in the successive steps of Figs. 7F and 7G, the transfer medium 76 can be used to invert the detectors 98 before bonding them to the host substrate 84.
VI. Micromechanical Devices The present invention provides for the monolithic integration of any thin film materials and any devices on micromechanical devices. A micromechanical device is a device which is fabricated using integrated circuit technology or related arts and which performs transduction of electrical energy to mechanical energy, or vice versa. Generally, micromechanical devices must comprise a movable element(s) . Significantly, in accordance with the present invention, thin film materials or devices are formed and optimized on a growth substrate and are then bonded to the movable element(s) of a micromechanical device.
As illustrated in a top view of Fig. 8, a micromechanical device 110 of the preferred embodiment has a thin film photonic device 112 on a generally square movable platform 114, which is supported by elongated legs I44a-144d above a substrate 134. A movable micromechanical platform with support legs, similar to the platform 114 of the present invention, has been produced previously in the art. See Y.W. Kim and M.G. Allen (a co-inventor herein) , "Single and Multilayer Surface Micromechanical Platforms Using Sacrificial Layers," Sensors and Actuators, Vol. 35, No. 1, Oct. 1992, pp. 61-68. Through the appropriate application of external voltages of typically around 35V, the prior art platform can be actuated in both the vertical and lateral directions by as much as approximately 5 μm and 15 μ , respectively.
The micromechanical device 110 of the present invention is fabricated by producing the photonic device 112 independently of the platform 114 and associated structure. The photonic device 112 is fabricated and then bonded to the platform 114 in accordance with the methodology of the second lift-off and bonding process 80 of Figs. 4A-4H, which process utilizes the novel transfer medium 76. Accordingly, the discussion details relative to the second lift-off and bonding process 80 of Figs. 4A-4H is incorporated herein by reference, and therefore only a brief overview of the procedure for fabricating and bonding the photonic device 112 is set forth hereafter for simplicity.
The photonic device 112 comprises a AlGaAs/GaAs/AlGaAs double heterostructure, which can be employed as an emi ter, detector, or modulator by applying certain voltage biases. The as-grown layer structure 113 of the photonic device 112 is illustrated in Fig. 9. As shown in Fig. 9, an undoped AlAs sacrificial layer 118 with 0.2 m thickness is grown lattice matched to a GaAs growth substrate 116. The photonic device 112 is then grown lattice matched on top of the AlAs sacrificial layer 118. The double heterostructure device layers of the photonic device 112 are then deposited over the sacrificial layer 118 and comprise the following successive layers and parameters: a device layer 122 of Al03Ga07As (n=3xlOπcm"3, 0.5 μ thick), a device layer 124 of GaAs (n<101cm"3, l.l μm) , and a device layer 126 of Al03Ga07As (p=1.3xl019cm"3, 0.5 μm thick). The successive device layers 124, 126, 128 are mesa etched with a combination of nonselective and selective GaAs/AlGaAs etchants. Additionally, a AuZn/Au metallic electrode 128 is bonded and patterned on the device layer 126 using standard photolithographic techniques and metal etches. Although the metallic electrode 128 is initially on top of the as-grown structure 113, the device 112 with metallic electrode 128 is inverted when bonded by the transfer medium 76 (Fig. 4F and 4G) so that the metallic electrode 126 eventually resides on the bottom of the device 112 in the final integration. Therefore, the metallic electrode 128 is referred to as the bottom electrode of the photonic device 112.
The photonic device 112 is coated with a carrier layer of Apiezon W black wax, and the entire as-grown structure 113 is immersed in 10% HF to selectively etch away the AlAs sacrificial layer 118. After separation from the growth substrate 116, the photonic device 112 is bonded to the transfer medium 76. The transfer medium 76 preferably comprises the transparent polyimide diaphragm 78 so that the device 112 can be accurately and selectively aligned during bonding of the device 112 on the host substrate. After positioning and aligning the device 112, the photonic device 112 is bonded to the moveable platform 114 of the photonic device 112.
The platform 114 is fabricated using standard micromachining techniques, as will be described relative to Figs. 10A-10I. Referring to Fig. 10A, a plurality or array of Au strip-like substrate electrodes 132 are defined on an electrically isolated Si wafer 134. These substrate electrodes 132 are insulated with a polyimide layer 136 which is bonded over the substrate electrodes 132, as shown in Fig. 10B. As illustrated in Fig. IOC, a copper (Cu) release layer 138, measuring preferably 2.5-3.0 μ , is bonded on top of the polyimide layer 136. Further, as indicated in Fig. 10D, at least one and preferably three layers 142 of polyimide are spun onto the Cu release layer 138. The polyimide layer(s) 142 essentially produces the supporting infrastructure of the top platform 114 and the support legs 144a-144d. In the preferred embodiment, the platform size is 360 μm x 360 μm or 200 μm x 200 μm having respective leg widths of 20 μm and 40 μm for receiving a photonic device 112 having a respective size of 250 μm x 250 μm or 100 μm x 100 μm.
Next, as illustrated in Fig. 10E, the polyimide layer(s) 142 is coated with a gold (Au) layer 146. The Au layer 146 is bonded across the entire top surface of the layer(s) 142' and on the top surfaces of the opposing legs 144a, 144c, as shown in Fig. 8. The Au layer 146 facilitates bonding of the photonic device 112 to the platform 114 by easily bonding or fusing with the AuZn/Au metallic bottom electrode 128 of the photonic device 112. In a sense, the Au layer 146 in combination with the AuZn/Au layer 128 form the ultimate bottom electrode of the micromechanical device 110. Moreover, che bottom electrode is electrically accessible at the surface of the substrate 134 as a result of the interconnecting paths running along legs 144a, 144c.
After- deposition of the Au layer 146, the photonic device 112 is bonded to the platform 142 using the transfer medium 76, as illustrated in Fig. 10F. The procedure is described in detail relative to Figs. 4F and 4G. Next, as shown in Fig. 10G, a polyimide insulating layer 148 is spun over the exposed regions of the platform 114 and the photonic device 112, and a top access window 152 to the photonic device 112 is opened using any suitable technique, for instance, a reactive ion etching (RIE) technique. A top electrode 154 of the micromechanical device 110 is now defined in the step shown in Fig. 10H. The top electrode 154 is defined so that the electrode 154 covers the top surface perimeter around the photonic device 112 and runs along the top surfaces of the two opposing legs 144b, 144d of the platform 114, as illustrated in the top view of Fig. 8. As illustrated in Fig. 101, the copper release layer
138 is removed from the substrate 134 by etching away the copper release layer 138 with a FeCl3 solution, resulting in the micromechanical device 110 having a platform 114 with an integrated thin film photonic device 112.
At this point, the photonic device 112 may be electrically operated by applying voltages to the three available electrical electrode sources: the substrate electrodes 132, the bottom electrode 128, and the top electrode 154. The bottom and top electrodes 128, 154 can be probed via respective pads 156a, 156c and 156b, 156d at the ends of the respective platform legs 144a, 144c and 144b, 144d. When voltage is applied between the top and bottom electrodes 154, 128, the device 112 emits or detects light. Furthermore, when an electrical source, such as a voltage or current source, is applied between the bottom electrode 128 and the substrate electrodes 132, the platform 114 is moved vertically and/or laterally. The platform 114 can be moved in a plurality of vertical and/or lateral directions as a result of the spaced array of substrate electrodes 132, which may be selectively energized.
The micromechanical device 110 of the present invention has many advantages over the prior art. Previous work aimed at producing micromechanical devices with photonic elements has been focused almost exclusively on the micromachining of gallium arsenide or other compound semiconductor materials which can emit light. However, these prior art embodiments lack the excellent mechanical properties of silicon and do not have established micromachining or circuit fabrication facilities as compared with silicon. In the present invention, a micro-opto-mechanical system is formed which combines the ability to conduct and steer light with all of the advantages of silicon. There are many applications for the micromechanical device 110. For example, in the optoelectronic industry, labor-intensive manual alignment of fibers with light emitters or detectors is expensive and time-consuming. Thus, the end cost of fiber optic "pigtailed" products is significantly higher than the sum cost of its components. In the few automatic alignment systems which are currently emerging, the fibers themselves are moved into position while the optoelectronic device is held stationary. These techniques typically must employ high-voltage piezoelectric or electrostatic effects because of the relatively large mass of the fiber and the distances moved. The micromechanical device 110 in accordance with the present invention provides a much more economical and efficient coupling solution. The micromechanical device 110 can be used to automatically align an emitter/detector with an optical fiber by holding the optical fiber stationary while moving the photonic device 112 via electrical control signals applied to the substrate electrodes 132 and the bottom electrode 146.
Other applications for the micromechanical device 110 include interferometric devices, such as accelerometers, and communications applications where receiver selective reception of light signals of various wavelengths is required. With respect to interferometric devices using the micromechanical device 110, the micromechanical device 110 is moved, and during movement, inertia causes the platform 114 and the photonic device 112 to move, thereby changing the shape of the cavity 138' beneath the platform 114. This change in cavity shape can be used to either control the wavelength of light to which a detector is sensitive or to control the frequency of operation of an emitter. Alternatively, the transmissive characteristics of the optical system made of device 112, cavity 138', and substrate 134 are altered due to the change in size of cavity 138' . In communications applications, the micromechanical device 110 can be operated like a filter. The photonic device 112 is positioned a particular distance above the substrate 134 so that only a certain wavelength or bandwidth of light is received for processing.
Those persons skilled in the art will readily appreciate the many modifications that are possible without materially departing from the novel teachings of the present invention. Accordingly, all such modifications are intended to be included within the scope of the present invention, as set forth in the following claims.

Claims

CLAIMSWherefore, the inventors claim the following:
1. A process for lift-off of thin film materials from a growth substrate, comprising the steps of: depositing a thin film material on a sacrificial layer situated on said growth substrate; coating said material with a carrier layer; removing said sacrificial layer to release the combination of said material and said carrier layer from said growth substrate; positioning said material against a transfer medium; removing said carrier layer; and wherein said transfer medium is configured to permit dissociation of said material from said transfer medium via depletion of a bond therebetween.
2. The process of claim 1, further comprising the step of patterning said material prior to coating said material with said carrier layer.
3. A process for lift-off of thin film devices from a growth substrate, comprising the steps of: depositing a thin film material onto a sacrificial layer situated on said growth substrate; defining a device in said material; coating said device with a carrier layer; removing said sacrificial layer to release the combination of said device and said carrier layer from said growth substrate; positioning said device against a transfer medium; removing said carrier layer; and wherein said transfer medium is configured to permit dissociation of said device from said transfer medium via depletion of a bond therebetween.
4. A process for separation of thin film materials from a growth substrate and bonding of the materials to a host substrate, comprising the steps of: depositing a thin film material onto a sacrificial layer situated on said growth substrate; coating said material with a carrier layer; removing said sacrificial layer to release the combination of said material and said carrier layer from said growth substrate; positioning said material on a transfer medium; removing said carrier layer; and bonding said material to said host substrate from said transfer medium.
5. The process of claim 4, further comprising the step of patterning said material prior to coating said material with said carrier layer.
6. A process for separation of thin film devices from a growth substrate and bonding of the devices to a host substrate, comprising the steps of: depositing a thin film material onto a sacrificial layer situated on said growth substrate; defining a device in said material; coating said device with a carrier layer; removing said sacrificial layer to release the combination of said device and said carrier layer from said growth substrate; positioning said device on a transfer medium; removing said carrier layer; and bonding said device to said host substrate from said transfer medium.
7. The process of claim 6, wherein said device has first and second sides which are substantially opposing and further comprising the steps of: depositing a first material layer on said first side while said device resides on said growth substrate and prior to coating said device with said carrier layer; and depositing a second material layer on said second side after bonding said device to said host substrate.
8. The process of claim 7, wherein said first and second material layers are mirrors.
9. The process of any of claims 1 through 8, wherein said host substrate is a movable element within a micromechanical device.
10. The process of either claim 3 or 6, wherein said device is a photonic device and wherein said host substrate is a movable element for steering said photonic device.
11. The process of either claim 3 or 6, wherein said device is a photonic device and wherein said host substrate comprises a movable platform supported by legs on another substrate.
12. A process for separation of thin film materials from a growth substrate and bonding of the thin film materials to a host substrate, comprising the steps of: depositing a thin film material on a sacrificial layer situated on said growth substrate; coating said material with a carrier layer; removing said growth substrate,- removing said sacrificial layer; positioning said material against a transfer medium; removing said carrier layer; and bonding said material to said host substrate from said transfer medium.
13. The process of claim 12, further comprising the step of patterning said material prior to coating said material with said carrier layer.
14. A process for separation of thin film devices from a growth substrate and bonding of the devices to a host substrate, comprising the steps of: depositing a thin film material onto a sacrificial layer situated on said growth substrate; defining a device in said thin film material; coating said device with a carrier layer; removing said growth substrate; removing said sacrificial layer; bonding said device to a transfer medium,* removing said carrier layer; and bonding said device to said host substrate from said transfer medium.
15. A monolithic multilayered integrated circuit, comprising a thin film semiconductor emitter means for sending electromagnetic signals encoded with information to a thin film semiconductor detector means, said emitter means and said detector means being bonded to said integrated circuit.
16. A monolithic multilayered integrated circuit, comprising: a substrate having a first and a second side; an emitter situated to send electromagnetic signals towards the direction of said first side; a detector situated to receive said electromagnetic signals from the direction of said second side; and said emitter and said detector being bonded to said integrated circuit.
17. A monolithic multilayered integrated circuit, comprising: a first layer having a top and a bottom and an electrical connection therethrough to connect said top to a substrate at said bottom; and a thin film semiconductor layer bonded at said top in connection with said electrical connection.
18. An optical detector for an integrated circuit in an imaging system, comprising: a layer having a top and a bottom and a metal electrical connection therethrough to a substrate with processing circuitry configured to process electrical signals; and a thin film semiconductor layer bonded at said top and connected to said metal electrical connection, said thin film semiconductor layer in combination with said metal electrical connection configured to receive said optical signals from an exterior source and convert said optical signals into electrical signals.
19. A micromechanical device for providing efficient steerable optical coupling with integrated circuitry, comprising: a movable platform supported by legs on a substrate, said substrate having a substrate electrode, said platform having a bottom electrode, and wherein said platform is moved by applying a first electrical source between said substrate electrode and said bottom electrode; and a photonic device residing on said platform and movable therewith, said photonic device having a top electrode thereon, said photonic device serving as a light interface when a second electrical source is applied between said top electrode and said bottom electrode.
20. A resonant cavity device, comprising: an active region having a first side and a second side; a first mirror layer situated adjacent to said first side, said first mirror layer being deposited after said active region is deposited on a first substrate; and a second mirror layer situated adjacent to said second side, said second mirror layer being deposited after said active region with said first mirror layer are bonded to a second substrate.
PCT/US1993/003244 1992-04-08 1993-04-07 Process for lift-off of thin film materials from a growth substrate WO1993021663A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5518438A JPH07508856A (en) 1992-04-08 1993-04-07 Process for lifting off thin film materials from growth substrates

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US07/865,379 1992-04-08
US07/865,379 US5280184A (en) 1992-04-08 1992-04-08 Three dimensional integrated circuits with lift-off
US07/865,126 US5244818A (en) 1992-04-08 1992-04-08 Processes for lift-off of thin film materials and for the fabrication of three dimensional integrated circuits
US07/865,126 1992-04-08

Publications (1)

Publication Number Publication Date
WO1993021663A1 true WO1993021663A1 (en) 1993-10-28

Family

ID=27127878

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1993/003244 WO1993021663A1 (en) 1992-04-08 1993-04-07 Process for lift-off of thin film materials from a growth substrate

Country Status (3)

Country Link
US (1) US5401983A (en)
JP (1) JPH07508856A (en)
WO (1) WO1993021663A1 (en)

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998028320A2 (en) * 1996-12-06 1998-07-02 Nanotronics, Inc. Affinity based self-assembly systems and devices for photonic and electronic applications
EP1229581A2 (en) * 2001-01-31 2002-08-07 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US6438954B1 (en) 2001-04-27 2002-08-27 3M Innovative Properties Company Multi-directional thermal actuator
US6483419B1 (en) 2000-09-12 2002-11-19 3M Innovative Properties Company Combination horizontal and vertical thermal actuator
US6531947B1 (en) 2000-09-12 2003-03-11 3M Innovative Properties Company Direct acting vertical thermal actuator with controlled bending
US6569382B1 (en) 1991-11-07 2003-05-27 Nanogen, Inc. Methods apparatus for the electronic, homogeneous assembly and fabrication of devices
US6706473B1 (en) 1996-12-06 2004-03-16 Nanogen, Inc. Systems and devices for photoelectrophoretic transport and hybridization of oligonucleotides
US6708491B1 (en) 2000-09-12 2004-03-23 3M Innovative Properties Company Direct acting vertical thermal actuator
US7029950B2 (en) 2001-01-31 2006-04-18 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US7253426B2 (en) 2005-09-30 2007-08-07 Virgin Islands Microsystems, Inc. Structures and methods for coupling energy from an electromagnetic wave
US7282776B2 (en) 2006-02-09 2007-10-16 Virgin Islands Microsystems, Inc. Method and structure for coupling two microcircuits
WO2007130091A1 (en) * 2006-05-05 2007-11-15 Virgin Islands Microsystems, Inc. Integration of vacuum microelectronic device with integrated circuit
US7646991B2 (en) 2006-04-26 2010-01-12 Virgin Island Microsystems, Inc. Selectable frequency EMR emitter
US7655934B2 (en) 2006-06-28 2010-02-02 Virgin Island Microsystems, Inc. Data on light bulb
US7656094B2 (en) 2006-05-05 2010-02-02 Virgin Islands Microsystems, Inc. Electron accelerator for ultra-small resonant structures
US7659513B2 (en) 2006-12-20 2010-02-09 Virgin Islands Microsystems, Inc. Low terahertz source and detector
US7679067B2 (en) 2006-05-26 2010-03-16 Virgin Island Microsystems, Inc. Receiver array using shared electron beam
US7688274B2 (en) 2006-02-28 2010-03-30 Virgin Islands Microsystems, Inc. Integrated filter in antenna-based detector
US7710040B2 (en) 2006-05-05 2010-05-04 Virgin Islands Microsystems, Inc. Single layer construction for ultra small devices
US7714513B2 (en) 2005-09-30 2010-05-11 Virgin Islands Microsystems, Inc. Electron beam induced resonance
US7718977B2 (en) 2006-05-05 2010-05-18 Virgin Island Microsystems, Inc. Stray charged particle removal device
US7723698B2 (en) 2006-05-05 2010-05-25 Virgin Islands Microsystems, Inc. Top metal layer shield for ultra-small resonant structures
US7728702B2 (en) 2006-05-05 2010-06-01 Virgin Islands Microsystems, Inc. Shielding of integrated circuit package with high-permeability magnetic material
US7728397B2 (en) 2006-05-05 2010-06-01 Virgin Islands Microsystems, Inc. Coupled nano-resonating energy emitting structures
US7732786B2 (en) 2006-05-05 2010-06-08 Virgin Islands Microsystems, Inc. Coupling energy in a plasmon wave to an electron beam
US7741934B2 (en) 2006-05-05 2010-06-22 Virgin Islands Microsystems, Inc. Coupling a signal through a window
US7746532B2 (en) 2006-05-05 2010-06-29 Virgin Island Microsystems, Inc. Electro-optical switching system and method
US7791053B2 (en) 2007-10-10 2010-09-07 Virgin Islands Microsystems, Inc. Depressed anode with plasmon-enabled devices such as ultra-small resonant structures
US7876793B2 (en) 2006-04-26 2011-01-25 Virgin Islands Microsystems, Inc. Micro free electron laser (FEL)
US7986113B2 (en) 2006-05-05 2011-07-26 Virgin Islands Microsystems, Inc. Selectable frequency light emitter
US7990336B2 (en) 2007-06-19 2011-08-02 Virgin Islands Microsystems, Inc. Microwave coupled excitation of solid state resonant arrays
US8384042B2 (en) 2006-01-05 2013-02-26 Advanced Plasmonics, Inc. Switching micro-resonant structures by modulating a beam of charged particles

Families Citing this family (218)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5835255A (en) * 1986-04-23 1998-11-10 Etalon, Inc. Visible spectrum modulator arrays
US6674562B1 (en) * 1994-05-05 2004-01-06 Iridigm Display Corporation Interferometric modulation of radiation
US7830587B2 (en) 1993-03-17 2010-11-09 Qualcomm Mems Technologies, Inc. Method and device for modulating light with semiconductor substrate
US6680792B2 (en) 1994-05-05 2004-01-20 Iridigm Display Corporation Interferometric modulation of radiation
US6040937A (en) * 1994-05-05 2000-03-21 Etalon, Inc. Interferometric modulation
US7123216B1 (en) * 1994-05-05 2006-10-17 Idc, Llc Photonic MEMS and structures
US7826120B2 (en) * 1994-05-05 2010-11-02 Qualcomm Mems Technologies, Inc. Method and device for multi-color interferometric modulation
US7808694B2 (en) 1994-05-05 2010-10-05 Qualcomm Mems Technologies, Inc. Method and device for modulating light
US20010003487A1 (en) * 1996-11-05 2001-06-14 Mark W. Miles Visible spectrum modulator arrays
US6710908B2 (en) 1994-05-05 2004-03-23 Iridigm Display Corporation Controlling micro-electro-mechanical cavities
US7800809B2 (en) * 1994-05-05 2010-09-21 Qualcomm Mems Technologies, Inc. System and method for a MEMS device
US7776631B2 (en) 1994-05-05 2010-08-17 Qualcomm Mems Technologies, Inc. MEMS device and method of forming a MEMS device
US7550794B2 (en) * 2002-09-20 2009-06-23 Idc, Llc Micromechanical systems device comprising a displaceable electrode and a charge-trapping layer
US7738157B2 (en) 1994-05-05 2010-06-15 Qualcomm Mems Technologies, Inc. System and method for a MEMS device
US7839556B2 (en) * 1994-05-05 2010-11-23 Qualcomm Mems Technologies, Inc. Method and device for modulating light
US8014059B2 (en) * 1994-05-05 2011-09-06 Qualcomm Mems Technologies, Inc. System and method for charge control in a MEMS device
US8081369B2 (en) * 1994-05-05 2011-12-20 Qualcomm Mems Technologies, Inc. System and method for a MEMS device
US7852545B2 (en) * 1994-05-05 2010-12-14 Qualcomm Mems Technologies, Inc. Method and device for modulating light
US7898722B2 (en) * 1995-05-01 2011-03-01 Qualcomm Mems Technologies, Inc. Microelectromechanical device with restoring electrode
US6211572B1 (en) * 1995-10-31 2001-04-03 Tessera, Inc. Semiconductor chip package with fan-in leads
US6284563B1 (en) * 1995-10-31 2001-09-04 Tessera, Inc. Method of making compliant microelectronic assemblies
US7907319B2 (en) * 1995-11-06 2011-03-15 Qualcomm Mems Technologies, Inc. Method and device for modulating light with optical compensation
US5799030A (en) * 1996-07-26 1998-08-25 Honeywell Inc. Semiconductor device with a laser and a photodetector in a common container
IL119046A0 (en) * 1996-08-09 1997-01-10 Yeda Res & Dev Monolithically integrated infrared detector circuits
US5738799A (en) * 1996-09-12 1998-04-14 Xerox Corporation Method and materials for fabricating an ink-jet printhead
US5820771A (en) * 1996-09-12 1998-10-13 Xerox Corporation Method and materials, including polybenzoxazole, for fabricating an ink-jet printhead
US7929197B2 (en) * 1996-11-05 2011-04-19 Qualcomm Mems Technologies, Inc. System and method for a MEMS device
US6375329B1 (en) * 1996-11-13 2002-04-23 Seiko Epson Corporation Projector and method of manufacturing a light modulation device
JP3695494B2 (en) 1996-11-13 2005-09-14 セイコーエプソン株式会社 LIGHT MODULATION DEVICE, ITS MANUFACTURING METHOD, AND DISPLAY DEVICE
US7830588B2 (en) * 1996-12-19 2010-11-09 Qualcomm Mems Technologies, Inc. Method of making a light modulating display device and associated transistor circuitry and structures thereof
US7471444B2 (en) 1996-12-19 2008-12-30 Idc, Llc Interferometric modulation of radiation
JP4032454B2 (en) * 1997-06-27 2008-01-16 ソニー株式会社 Manufacturing method of three-dimensional circuit element
US8928967B2 (en) 1998-04-08 2015-01-06 Qualcomm Mems Technologies, Inc. Method and device for modulating light
KR100703140B1 (en) * 1998-04-08 2007-04-05 이리다임 디스플레이 코포레이션 Interferometric modulation and its manufacturing method
US6091197A (en) * 1998-06-12 2000-07-18 Xerox Corporation Full color tunable resonant cavity organic light emitting diode
US6721503B1 (en) * 1998-08-26 2004-04-13 Georgia Tech Research Corporation System and method for bi-directional optical communication using stacked emitters and detectors
US6093938A (en) * 1999-05-25 2000-07-25 Intel Corporation Stacked die integrated circuit device
JP3990846B2 (en) * 1999-08-27 2007-10-17 キヤノン株式会社 Planar optical element, method for manufacturing the same, and apparatus using the same
WO2003007049A1 (en) * 1999-10-05 2003-01-23 Iridigm Display Corporation Photonic mems and structures
US6214733B1 (en) 1999-11-17 2001-04-10 Elo Technologies, Inc. Process for lift off and handling of thin film materials
AU4510801A (en) 1999-12-02 2001-06-18 Teraconnect, Inc. Method of making optoelectronic devices using sacrificial devices
JP2001274528A (en) 2000-01-21 2001-10-05 Fujitsu Ltd Inter-substrate transfer method for thin film device
US6716657B1 (en) * 2000-05-26 2004-04-06 Agere Systems Inc Method for interconnecting arrays of micromechanical devices
US6677225B1 (en) * 2000-07-14 2004-01-13 Zyvex Corporation System and method for constraining totally released microcomponents
WO2002013342A2 (en) 2000-08-04 2002-02-14 Amberwave Systems Corporation Silicon wafer with embedded optoelectronic material for monolithic oeic
DE10040448A1 (en) * 2000-08-18 2002-03-07 Osram Opto Semiconductors Gmbh Semiconductor chip and method for its production
US6589625B1 (en) 2001-08-01 2003-07-08 Iridigm Display Corporation Hermetic seal and method to create the same
JP2003197881A (en) * 2001-12-27 2003-07-11 Seiko Epson Corp Semiconductor integrated circuit, manufacturing method for the semiconductor integrated circuit, semiconductor element member, electrooptic device, and electronic equipment
JP4211256B2 (en) * 2001-12-28 2009-01-21 セイコーエプソン株式会社 Semiconductor integrated circuit, semiconductor integrated circuit manufacturing method, electro-optical device, and electronic apparatus
US6794119B2 (en) * 2002-02-12 2004-09-21 Iridigm Display Corporation Method for fabricating a structure for a microelectromechanical systems (MEMS) device
US6574033B1 (en) 2002-02-27 2003-06-03 Iridigm Display Corporation Microelectromechanical systems device and method for fabricating same
US6664124B1 (en) * 2002-04-12 2003-12-16 Raytheon Company Fabrication of thin-film optical devices
JP3846367B2 (en) * 2002-05-30 2006-11-15 セイコーエプソン株式会社 Semiconductor element member, semiconductor device, manufacturing method thereof, electro-optical device, and electronic apparatus
JP3870848B2 (en) * 2002-06-10 2007-01-24 セイコーエプソン株式会社 Semiconductor integrated circuit, electro-optical device, electronic apparatus, and method of manufacturing semiconductor integrated circuit
JP2004022901A (en) * 2002-06-18 2004-01-22 Seiko Epson Corp Optical interconnection integrated circuit, method for manufacturing optical interconnection integrated circuit, electro-optical device, and electronic apparatus
JP3812500B2 (en) * 2002-06-20 2006-08-23 セイコーエプソン株式会社 Semiconductor device and manufacturing method thereof, electro-optical device, electronic apparatus
JP2004047691A (en) * 2002-07-11 2004-02-12 Seiko Epson Corp Method for manufacturing semiconductor device, electrooptic device and electronic apparatus
US7781850B2 (en) * 2002-09-20 2010-08-24 Qualcomm Mems Technologies, Inc. Controlling electromechanical behavior of structures within a microelectromechanical systems device
JP3952923B2 (en) * 2002-10-01 2007-08-01 セイコーエプソン株式会社 Manufacturing method of optical interconnection circuit
JP2004172965A (en) * 2002-11-20 2004-06-17 Seiko Epson Corp Inter-chip optical interconnection circuit, electro-optical device and electronic appliance
TWI289708B (en) 2002-12-25 2007-11-11 Qualcomm Mems Technologies Inc Optical interference type color display
TW200413810A (en) 2003-01-29 2004-08-01 Prime View Int Co Ltd Light interference display panel and its manufacturing method
JP2004264505A (en) * 2003-02-28 2004-09-24 Seiko Epson Corp Optical fiber transmitting/receiving module, its manufacturing method, and electronic apparatus
TW594360B (en) * 2003-04-21 2004-06-21 Prime View Int Corp Ltd A method for fabricating an interference display cell
TW570896B (en) 2003-05-26 2004-01-11 Prime View Int Co Ltd A method for fabricating an interference display cell
US20040245538A1 (en) * 2003-06-06 2004-12-09 Xiaolin Wang Double sided optoelectronic integrated circuit
US7221495B2 (en) * 2003-06-24 2007-05-22 Idc Llc Thin film precursor stack for MEMS manufacturing
TW200506479A (en) * 2003-08-15 2005-02-16 Prime View Int Co Ltd Color changeable pixel for an interference display
TWI251712B (en) * 2003-08-15 2006-03-21 Prime View Int Corp Ltd Interference display plate
TW593127B (en) * 2003-08-18 2004-06-21 Prime View Int Co Ltd Interference display plate and manufacturing method thereof
TWI231865B (en) * 2003-08-26 2005-05-01 Prime View Int Co Ltd An interference display cell and fabrication method thereof
TWI232333B (en) * 2003-09-03 2005-05-11 Prime View Int Co Ltd Display unit using interferometric modulation and manufacturing method thereof
US7012726B1 (en) 2003-11-03 2006-03-14 Idc, Llc MEMS devices with unreleased thin film components
US7161728B2 (en) * 2003-12-09 2007-01-09 Idc, Llc Area array modulation and lead reduction in interferometric modulators
US7532194B2 (en) * 2004-02-03 2009-05-12 Idc, Llc Driver voltage adjuster
US7342705B2 (en) * 2004-02-03 2008-03-11 Idc, Llc Spatial light modulator with integrated optical compensation structure
US7119945B2 (en) * 2004-03-03 2006-10-10 Idc, Llc Altering temporal response of microelectromechanical elements
US7706050B2 (en) 2004-03-05 2010-04-27 Qualcomm Mems Technologies, Inc. Integrated modulator illumination
US7720148B2 (en) * 2004-03-26 2010-05-18 The Hong Kong University Of Science And Technology Efficient multi-frame motion estimation for video compression
US7202141B2 (en) * 2004-03-29 2007-04-10 J.P. Sercel Associates, Inc. Method of separating layers of material
US7476327B2 (en) * 2004-05-04 2009-01-13 Idc, Llc Method of manufacture for microelectromechanical devices
US7060895B2 (en) 2004-05-04 2006-06-13 Idc, Llc Modifying the electro-mechanical behavior of devices
US7164520B2 (en) * 2004-05-12 2007-01-16 Idc, Llc Packaging for an interferometric modulator
US7256922B2 (en) * 2004-07-02 2007-08-14 Idc, Llc Interferometric modulators with thin film transistors
TWI233916B (en) * 2004-07-09 2005-06-11 Prime View Int Co Ltd A structure of a micro electro mechanical system
WO2006014929A1 (en) * 2004-07-29 2006-02-09 Idc, Llc System and method for micro-electromechanical operating of an interferometric modulator
US7289256B2 (en) * 2004-09-27 2007-10-30 Idc, Llc Electrical characterization of interferometric modulators
US8124434B2 (en) * 2004-09-27 2012-02-28 Qualcomm Mems Technologies, Inc. Method and system for packaging a display
US7405924B2 (en) 2004-09-27 2008-07-29 Idc, Llc System and method for protecting microelectromechanical systems array using structurally reinforced back-plate
US7299681B2 (en) * 2004-09-27 2007-11-27 Idc, Llc Method and system for detecting leak in electronic devices
US7405861B2 (en) * 2004-09-27 2008-07-29 Idc, Llc Method and device for protecting interferometric modulators from electrostatic discharge
US7372613B2 (en) * 2004-09-27 2008-05-13 Idc, Llc Method and device for multistate interferometric light modulation
US7692839B2 (en) * 2004-09-27 2010-04-06 Qualcomm Mems Technologies, Inc. System and method of providing MEMS device with anti-stiction coating
US20060065622A1 (en) * 2004-09-27 2006-03-30 Floyd Philip D Method and system for xenon fluoride etching with enhanced efficiency
US20060077126A1 (en) * 2004-09-27 2006-04-13 Manish Kothari Apparatus and method for arranging devices into an interconnected array
US7573547B2 (en) * 2004-09-27 2009-08-11 Idc, Llc System and method for protecting micro-structure of display array using spacers in gap within display device
US7535466B2 (en) * 2004-09-27 2009-05-19 Idc, Llc System with server based control of client device display features
US7701631B2 (en) * 2004-09-27 2010-04-20 Qualcomm Mems Technologies, Inc. Device having patterned spacers for backplates and method of making the same
US7369296B2 (en) * 2004-09-27 2008-05-06 Idc, Llc Device and method for modifying actuation voltage thresholds of a deformable membrane in an interferometric modulator
US7289259B2 (en) * 2004-09-27 2007-10-30 Idc, Llc Conductive bus structure for interferometric modulator array
US8008736B2 (en) * 2004-09-27 2011-08-30 Qualcomm Mems Technologies, Inc. Analog interferometric modulator device
US7653371B2 (en) * 2004-09-27 2010-01-26 Qualcomm Mems Technologies, Inc. Selectable capacitance circuit
US7460246B2 (en) * 2004-09-27 2008-12-02 Idc, Llc Method and system for sensing light using interferometric elements
US7527995B2 (en) * 2004-09-27 2009-05-05 Qualcomm Mems Technologies, Inc. Method of making prestructure for MEMS systems
US7583429B2 (en) 2004-09-27 2009-09-01 Idc, Llc Ornamental display device
US7668415B2 (en) 2004-09-27 2010-02-23 Qualcomm Mems Technologies, Inc. Method and device for providing electronic circuitry on a backplate
US7684104B2 (en) * 2004-09-27 2010-03-23 Idc, Llc MEMS using filler material and method
US7424198B2 (en) 2004-09-27 2008-09-09 Idc, Llc Method and device for packaging a substrate
US7415186B2 (en) * 2004-09-27 2008-08-19 Idc, Llc Methods for visually inspecting interferometric modulators for defects
US7302157B2 (en) * 2004-09-27 2007-11-27 Idc, Llc System and method for multi-level brightness in interferometric modulation
US20060066596A1 (en) * 2004-09-27 2006-03-30 Sampsell Jeffrey B System and method of transmitting video data
US20060065366A1 (en) * 2004-09-27 2006-03-30 Cummings William J Portable etch chamber
US7492502B2 (en) * 2004-09-27 2009-02-17 Idc, Llc Method of fabricating a free-standing microstructure
US7304784B2 (en) * 2004-09-27 2007-12-04 Idc, Llc Reflective display device having viewable display on both sides
US7343080B2 (en) 2004-09-27 2008-03-11 Idc, Llc System and method of testing humidity in a sealed MEMS device
US7719500B2 (en) * 2004-09-27 2010-05-18 Qualcomm Mems Technologies, Inc. Reflective display pixels arranged in non-rectangular arrays
US7130104B2 (en) * 2004-09-27 2006-10-31 Idc, Llc Methods and devices for inhibiting tilting of a mirror in an interferometric modulator
US7916103B2 (en) * 2004-09-27 2011-03-29 Qualcomm Mems Technologies, Inc. System and method for display device with end-of-life phenomena
US20060176487A1 (en) * 2004-09-27 2006-08-10 William Cummings Process control monitors for interferometric modulators
US20060103643A1 (en) * 2004-09-27 2006-05-18 Mithran Mathew Measuring and modeling power consumption in displays
US7349136B2 (en) * 2004-09-27 2008-03-25 Idc, Llc Method and device for a display having transparent components integrated therein
US7368803B2 (en) * 2004-09-27 2008-05-06 Idc, Llc System and method for protecting microelectromechanical systems array using back-plate with non-flat portion
US7429334B2 (en) * 2004-09-27 2008-09-30 Idc, Llc Methods of fabricating interferometric modulators by selectively removing a material
US7359066B2 (en) * 2004-09-27 2008-04-15 Idc, Llc Electro-optical measurement of hysteresis in interferometric modulators
US7446926B2 (en) * 2004-09-27 2008-11-04 Idc, Llc System and method of providing a regenerating protective coating in a MEMS device
US7417735B2 (en) * 2004-09-27 2008-08-26 Idc, Llc Systems and methods for measuring color and contrast in specular reflective devices
US7453579B2 (en) 2004-09-27 2008-11-18 Idc, Llc Measurement of the dynamic characteristics of interferometric modulators
US7420725B2 (en) * 2004-09-27 2008-09-02 Idc, Llc Device having a conductive light absorbing mask and method for fabricating same
US7161730B2 (en) 2004-09-27 2007-01-09 Idc, Llc System and method for providing thermal compensation for an interferometric modulator display
US7373026B2 (en) * 2004-09-27 2008-05-13 Idc, Llc MEMS device fabricated on a pre-patterned substrate
US7259449B2 (en) * 2004-09-27 2007-08-21 Idc, Llc Method and system for sealing a substrate
US7355780B2 (en) 2004-09-27 2008-04-08 Idc, Llc System and method of illuminating interferometric modulators using backlighting
US7564612B2 (en) * 2004-09-27 2009-07-21 Idc, Llc Photonic MEMS and structures
US7898521B2 (en) * 2004-09-27 2011-03-01 Qualcomm Mems Technologies, Inc. Device and method for wavelength filtering
US7630119B2 (en) * 2004-09-27 2009-12-08 Qualcomm Mems Technologies, Inc. Apparatus and method for reducing slippage between structures in an interferometric modulator
US7317568B2 (en) * 2004-09-27 2008-01-08 Idc, Llc System and method of implementation of interferometric modulators for display mirrors
US7553684B2 (en) * 2004-09-27 2009-06-30 Idc, Llc Method of fabricating interferometric devices using lift-off processing techniques
US7808703B2 (en) * 2004-09-27 2010-10-05 Qualcomm Mems Technologies, Inc. System and method for implementation of interferometric modulator displays
US7710632B2 (en) 2004-09-27 2010-05-04 Qualcomm Mems Technologies, Inc. Display device having an array of spatial light modulators with integrated color filters
US7710629B2 (en) * 2004-09-27 2010-05-04 Qualcomm Mems Technologies, Inc. System and method for display device with reinforcing substance
US7813026B2 (en) * 2004-09-27 2010-10-12 Qualcomm Mems Technologies, Inc. System and method of reducing color shift in a display
US20060067650A1 (en) * 2004-09-27 2006-03-30 Clarence Chui Method of making a reflective display device using thin film transistor production techniques
US7920135B2 (en) * 2004-09-27 2011-04-05 Qualcomm Mems Technologies, Inc. Method and system for driving a bi-stable display
US7554714B2 (en) * 2004-09-27 2009-06-30 Idc, Llc Device and method for manipulation of thermal response in a modulator
US7586484B2 (en) * 2004-09-27 2009-09-08 Idc, Llc Controller and driver features for bi-stable display
US20060066557A1 (en) * 2004-09-27 2006-03-30 Floyd Philip D Method and device for reflective display with time sequential color illumination
US7417783B2 (en) * 2004-09-27 2008-08-26 Idc, Llc Mirror and mirror layer for optical modulator and method
US7944599B2 (en) 2004-09-27 2011-05-17 Qualcomm Mems Technologies, Inc. Electromechanical device with optical function separated from mechanical and electrical function
US7936497B2 (en) * 2004-09-27 2011-05-03 Qualcomm Mems Technologies, Inc. MEMS device having deformable membrane characterized by mechanical persistence
US7184202B2 (en) * 2004-09-27 2007-02-27 Idc, Llc Method and system for packaging a MEMS device
US7321456B2 (en) * 2004-09-27 2008-01-22 Idc, Llc Method and device for corner interferometric modulation
US20060076634A1 (en) * 2004-09-27 2006-04-13 Lauren Palmateer Method and system for packaging MEMS devices with incorporated getter
US7893919B2 (en) 2004-09-27 2011-02-22 Qualcomm Mems Technologies, Inc. Display region architectures
US7369294B2 (en) * 2004-09-27 2008-05-06 Idc, Llc Ornamental display device
TW200628877A (en) * 2005-02-04 2006-08-16 Prime View Int Co Ltd Method of manufacturing optical interference type color display
CN100365810C (en) * 2005-03-15 2008-01-30 李奕权 Diffusion and laser photoelectric coupling integrated circuit signal line
US20060277486A1 (en) * 2005-06-02 2006-12-07 Skinner David N File or user interface element marking system
DE102005030465B4 (en) * 2005-06-28 2007-12-20 Infineon Technologies Ag Semiconductor stacking block with semiconductor chips and method of making the same
US7983572B2 (en) * 2005-06-30 2011-07-19 Finisar Corporation Electro-absorption modulator integrated with a vertical cavity surface emitting laser
WO2007013939A1 (en) * 2005-07-22 2007-02-01 Qualcomm Incorporated Support structure for mems device and methods therefor
US7630114B2 (en) * 2005-10-28 2009-12-08 Idc, Llc Diffusion barrier layer for MEMS devices
US7795061B2 (en) 2005-12-29 2010-09-14 Qualcomm Mems Technologies, Inc. Method of creating MEMS device cavities by a non-etching process
US7636151B2 (en) * 2006-01-06 2009-12-22 Qualcomm Mems Technologies, Inc. System and method for providing residual stress test structures
US7916980B2 (en) * 2006-01-13 2011-03-29 Qualcomm Mems Technologies, Inc. Interconnect structure for MEMS device
US7382515B2 (en) * 2006-01-18 2008-06-03 Qualcomm Mems Technologies, Inc. Silicon-rich silicon nitrides as etch stops in MEMS manufacture
US7582952B2 (en) * 2006-02-21 2009-09-01 Qualcomm Mems Technologies, Inc. Method for providing and removing discharging interconnect for chip-on-glass output leads and structures thereof
US7547568B2 (en) * 2006-02-22 2009-06-16 Qualcomm Mems Technologies, Inc. Electrical conditioning of MEMS device and insulating layer thereof
US7550810B2 (en) * 2006-02-23 2009-06-23 Qualcomm Mems Technologies, Inc. MEMS device having a layer movable at asymmetric rates
US7450295B2 (en) * 2006-03-02 2008-11-11 Qualcomm Mems Technologies, Inc. Methods for producing MEMS with protective coatings using multi-component sacrificial layers
EP1979268A2 (en) * 2006-04-13 2008-10-15 Qualcomm Mems Technologies, Inc. Packaging a mems device using a frame
US7903047B2 (en) * 2006-04-17 2011-03-08 Qualcomm Mems Technologies, Inc. Mode indicator for interferometric modulator displays
US7623287B2 (en) * 2006-04-19 2009-11-24 Qualcomm Mems Technologies, Inc. Non-planar surface structures and process for microelectromechanical systems
US7527996B2 (en) * 2006-04-19 2009-05-05 Qualcomm Mems Technologies, Inc. Non-planar surface structures and process for microelectromechanical systems
US7711239B2 (en) 2006-04-19 2010-05-04 Qualcomm Mems Technologies, Inc. Microelectromechanical device and method utilizing nanoparticles
US20070249078A1 (en) * 2006-04-19 2007-10-25 Ming-Hau Tung Non-planar surface structures and process for microelectromechanical systems
US7417784B2 (en) * 2006-04-19 2008-08-26 Qualcomm Mems Technologies, Inc. Microelectromechanical device and method utilizing a porous surface
US8004743B2 (en) * 2006-04-21 2011-08-23 Qualcomm Mems Technologies, Inc. Method and apparatus for providing brightness control in an interferometric modulator (IMOD) display
US7369292B2 (en) * 2006-05-03 2008-05-06 Qualcomm Mems Technologies, Inc. Electrode and interconnect materials for MEMS devices
US7405863B2 (en) * 2006-06-01 2008-07-29 Qualcomm Mems Technologies, Inc. Patterning of mechanical layer in MEMS to reduce stresses at supports
US7649671B2 (en) * 2006-06-01 2010-01-19 Qualcomm Mems Technologies, Inc. Analog interferometric modulator device with electrostatic actuation and release
US7835061B2 (en) * 2006-06-28 2010-11-16 Qualcomm Mems Technologies, Inc. Support structures for free-standing electromechanical devices
US7385744B2 (en) * 2006-06-28 2008-06-10 Qualcomm Mems Technologies, Inc. Support structure for free-standing MEMS device and methods for forming the same
US7388704B2 (en) * 2006-06-30 2008-06-17 Qualcomm Mems Technologies, Inc. Determination of interferometric modulator mirror curvature and airgap variation using digital photographs
US7527998B2 (en) 2006-06-30 2009-05-05 Qualcomm Mems Technologies, Inc. Method of manufacturing MEMS devices providing air gap control
US7566664B2 (en) * 2006-08-02 2009-07-28 Qualcomm Mems Technologies, Inc. Selective etching of MEMS using gaseous halides and reactive co-etchants
US7763546B2 (en) 2006-08-02 2010-07-27 Qualcomm Mems Technologies, Inc. Methods for reducing surface charges during the manufacture of microelectromechanical systems devices
US20080043315A1 (en) * 2006-08-15 2008-02-21 Cummings William J High profile contacts for microelectromechanical systems
EP1943551A2 (en) 2006-10-06 2008-07-16 Qualcomm Mems Technologies, Inc. Light guide
EP2366943B1 (en) 2006-10-06 2013-04-17 Qualcomm Mems Technologies, Inc. Optical loss structure integrated in an illumination apparatus of a display
US7719752B2 (en) 2007-05-11 2010-05-18 Qualcomm Mems Technologies, Inc. MEMS structures, methods of fabricating MEMS components on separate substrates and assembly of same
US20090078316A1 (en) * 2007-09-24 2009-03-26 Qualcomm Incorporated Interferometric photovoltaic cell
US8058549B2 (en) * 2007-10-19 2011-11-15 Qualcomm Mems Technologies, Inc. Photovoltaic devices with integrated color interferometric film stacks
EP2212926A2 (en) * 2007-10-19 2010-08-04 QUALCOMM MEMS Technologies, Inc. Display with integrated photovoltaics
US8068710B2 (en) 2007-12-07 2011-11-29 Qualcomm Mems Technologies, Inc. Decoupled holographic film and diffuser
EP2232569A2 (en) * 2007-12-17 2010-09-29 QUALCOMM MEMS Technologies, Inc. Photovoltaics with interferometric back side masks
KR20100109924A (en) * 2007-12-21 2010-10-11 퀄컴 엠이엠스 테크놀로지스, 인크. Multijunction photovoltaic cells
US20090325367A1 (en) * 2008-05-30 2009-12-31 Alta Devices, Inc. Methods and apparatus for a chemical vapor deposition reactor
KR101550480B1 (en) * 2008-05-30 2015-09-07 알타 디바이씨즈, 인크. Epitaxial lift off stacks and methods
US20090323170A1 (en) * 2008-06-30 2009-12-31 Qualcomm Mems Technologies, Inc. Groove on cover plate or substrate
US7719754B2 (en) 2008-09-30 2010-05-18 Qualcomm Mems Technologies, Inc. Multi-thickness layers for MEMS and mask-saving sequence for same
TW201034055A (en) * 2008-10-10 2010-09-16 Alta Devices Inc Continuous feed chemical vapor deposition
CA2739327A1 (en) * 2008-10-10 2010-04-15 Alta Devices, Inc. Mesa etch method and composition for epitaxial lift off
US20100096006A1 (en) * 2008-10-16 2010-04-22 Qualcomm Mems Technologies, Inc. Monolithic imod color enhanced photovoltaic cell
US20100096011A1 (en) * 2008-10-16 2010-04-22 Qualcomm Mems Technologies, Inc. High efficiency interferometric color filters for photovoltaic modules
CN102301450A (en) * 2008-12-08 2011-12-28 奥塔装置公司 Multiple stack deposition for epitaxial lift off
KR20110114577A (en) * 2008-12-17 2011-10-19 알타 디바이씨즈, 인크. Tape-based epitaxial lift off apparatuses and methods
EP2401768A4 (en) 2009-02-27 2013-07-17 Alta Devices Inc Tiled substrates for deposition and epitaxial lift off processes
US11393683B2 (en) 2009-10-14 2022-07-19 Utica Leaseco, Llc Methods for high growth rate deposition for forming different cells on a wafer
US9834860B2 (en) * 2009-10-14 2017-12-05 Alta Devices, Inc. Method of high growth rate deposition for group III/V materials
US8379392B2 (en) * 2009-10-23 2013-02-19 Qualcomm Mems Technologies, Inc. Light-based sealing and device packaging
KR20130100232A (en) 2010-04-09 2013-09-10 퀄컴 엠이엠에스 테크놀로지스, 인크. Mechanical layer of an electromechanical device and methods of forming the same
US8848294B2 (en) 2010-05-20 2014-09-30 Qualcomm Mems Technologies, Inc. Method and structure capable of changing color saturation
US9134527B2 (en) 2011-04-04 2015-09-15 Qualcomm Mems Technologies, Inc. Pixel via and methods of forming the same
US8963159B2 (en) 2011-04-04 2015-02-24 Qualcomm Mems Technologies, Inc. Pixel via and methods of forming the same
US9478528B2 (en) * 2012-11-14 2016-10-25 Qualcomm Incorporated Devices, systems and methods using through silicon optical interconnects
US20160086960A1 (en) * 2014-09-22 2016-03-24 Texas Instruments Incorporated Low-Temperature Passivation of Ferroelectric Integrated Circuits for Enhanced Polarization Performance
CN115113344A (en) * 2021-03-18 2022-09-27 富士康(昆山)电脑接插件有限公司 Contactless connector and assembly thereof
CN117328139A (en) * 2023-09-14 2024-01-02 西安交通大学 Flexible transparent potassium-sodium niobate-based leadless ferroelectric single crystal film and preparation method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3971860A (en) * 1973-05-07 1976-07-27 International Business Machines Corporation Method for making device for high resolution electron beam fabrication
US4016644A (en) * 1974-03-18 1977-04-12 Kulite Semiconductor Products, Inc. Methods of fabricating low pressure silicon transducers
JPS5270752A (en) * 1975-12-10 1977-06-13 Fujitsu Ltd Manufacture of semiconductor device
US4321613A (en) * 1978-05-31 1982-03-23 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Field effect devices and their fabrication
US4782028A (en) * 1987-08-27 1988-11-01 Santa Barbara Research Center Process methodology for two-sided fabrication of devices on thinned silicon
JPS63276228A (en) * 1987-05-07 1988-11-14 Mitsubishi Electric Corp Manufacture of semiconductor device

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3959045A (en) * 1974-11-18 1976-05-25 Varian Associates Process for making III-V devices
JPS584470B2 (en) * 1975-04-02 1983-01-26 株式会社日立製作所 Hikariketsugohandoutaisouchi Oyobi Sonoseihou
GB1557685A (en) * 1976-02-02 1979-12-12 Fairchild Camera Instr Co Optically coupled isolator device
US4152713A (en) * 1977-12-05 1979-05-01 Bell Telephone Laboratories, Incorporated Unidirectional optical device and regenerator
JPS57106181A (en) * 1980-12-24 1982-07-01 Toshiba Corp Integrated circuit
US4426768A (en) * 1981-12-28 1984-01-24 United Technologies Corporation Ultra-thin microelectronic pressure sensors
JPS5929477A (en) * 1982-08-11 1984-02-16 Nec Corp Light-emitting element
JPS60147192A (en) * 1984-01-11 1985-08-03 株式会社日立製作所 Method of producing printed circuit board
GB2152749A (en) * 1984-01-14 1985-08-07 Peter Michael Jeffery Morrish Interconnection of integrated circuitry by light
US4670765A (en) * 1984-04-02 1987-06-02 Sharp Kabushiki Kaisha Semiconductor photodetector element
JPS613450A (en) * 1984-06-18 1986-01-09 Hiroshima Daigaku Shared memory integrated device of three-dimensional photo coupling
US4596070A (en) * 1984-07-13 1986-06-24 Texas Instruments Incorporated Interdigitated IMPATT devices
JPH069334B2 (en) * 1984-09-03 1994-02-02 株式会社東芝 Optical / electrical integrated device
US4584039A (en) * 1984-12-26 1986-04-22 Hughes Aircraft Co. Fine line flexible cable fabrication process
JPS61193479A (en) * 1985-02-22 1986-08-27 Fuji Photo Film Co Ltd Solid state color image pickup device
US4766471A (en) * 1986-01-23 1988-08-23 Energy Conversion Devices, Inc. Thin film electro-optical devices
JPS62285432A (en) * 1986-06-03 1987-12-11 Matsushita Electric Ind Co Ltd Micro formation of electric contact material
US4975390A (en) * 1986-12-18 1990-12-04 Nippondenso Co. Ltd. Method of fabricating a semiconductor pressure sensor
US4755474A (en) * 1986-12-22 1988-07-05 Motorola Inc. Method of assembling an optocoupler
US4899204A (en) * 1987-12-01 1990-02-06 General Electric Company High voltage switch structure with light responsive diode stack
US4897360A (en) * 1987-12-09 1990-01-30 Wisconsin Alumni Research Foundation Polysilicon thin film process
US4846931A (en) * 1988-03-29 1989-07-11 Bell Communications Research, Inc. Method for lifting-off epitaxial films
EP0335104A3 (en) * 1988-03-31 1991-11-06 Siemens Aktiengesellschaft Arrangement to optically couple one or a plurality of optical senders to one or a plurality of optical receivers of one or a plurality of integrated circuits
US5023944A (en) * 1989-09-05 1991-06-11 General Dynamics Corp./Electronics Division Optical resonator structures
US5093879A (en) * 1990-06-22 1992-03-03 International Business Machines Corporation Electro-optical connectors
US5102821A (en) * 1990-12-20 1992-04-07 Texas Instruments Incorporated SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium
US5171712A (en) * 1991-12-20 1992-12-15 Vlsi Technology, Inc. Method of constructing termination electrodes on yielded semiconductor die by visibly aligning the die pads through a transparent substrate
US5280184A (en) * 1992-04-08 1994-01-18 Georgia Tech Research Corporation Three dimensional integrated circuits with lift-off

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3971860A (en) * 1973-05-07 1976-07-27 International Business Machines Corporation Method for making device for high resolution electron beam fabrication
US4016644A (en) * 1974-03-18 1977-04-12 Kulite Semiconductor Products, Inc. Methods of fabricating low pressure silicon transducers
JPS5270752A (en) * 1975-12-10 1977-06-13 Fujitsu Ltd Manufacture of semiconductor device
US4321613A (en) * 1978-05-31 1982-03-23 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Field effect devices and their fabrication
JPS63276228A (en) * 1987-05-07 1988-11-14 Mitsubishi Electric Corp Manufacture of semiconductor device
US4782028A (en) * 1987-08-27 1988-11-01 Santa Barbara Research Center Process methodology for two-sided fabrication of devices on thinned silicon

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
E. YABLONOVITCH et al., "Double Heterostructure GaAs/A1GaAs Thin Film Diode Lasers on Glass Substrates", IEEE PHOTONIC TECHNOLOGY LETTERS, Volume 1, No. 2, February 1989, see pages 41-42. *
ELI YABLONOVITCH et al., "Extreme Selectivity in the Lift Off of Epitaxial GaAs Films", APPL. PHYS. LETT. 51(26), 28 December 1987, see pages 2222-2224. *

Cited By (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6569382B1 (en) 1991-11-07 2003-05-27 Nanogen, Inc. Methods apparatus for the electronic, homogeneous assembly and fabrication of devices
US6652808B1 (en) 1991-11-07 2003-11-25 Nanotronics, Inc. Methods for the electronic assembly and fabrication of devices
WO1998028320A3 (en) * 1996-12-06 1998-11-26 Nanotronics Inc Affinity based self-assembly systems and devices for photonic and electronic applications
AU742310B2 (en) * 1996-12-06 2001-12-20 Nanotronics, Inc. Affinity based self-assembly systems and devices for photonic and electronic applications
WO1998028320A2 (en) * 1996-12-06 1998-07-02 Nanotronics, Inc. Affinity based self-assembly systems and devices for photonic and electronic applications
US6706473B1 (en) 1996-12-06 2004-03-16 Nanogen, Inc. Systems and devices for photoelectrophoretic transport and hybridization of oligonucleotides
US7060224B2 (en) 1999-11-08 2006-06-13 Nanogen, Inc. Methods for the electronic, homogeneous assembly and fabrication of devices
US6708491B1 (en) 2000-09-12 2004-03-23 3M Innovative Properties Company Direct acting vertical thermal actuator
US6483419B1 (en) 2000-09-12 2002-11-19 3M Innovative Properties Company Combination horizontal and vertical thermal actuator
US6531947B1 (en) 2000-09-12 2003-03-11 3M Innovative Properties Company Direct acting vertical thermal actuator with controlled bending
US6972215B2 (en) 2001-01-31 2005-12-06 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
EP1229581A3 (en) * 2001-01-31 2005-01-12 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
EP1229581A2 (en) * 2001-01-31 2002-08-07 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US7029950B2 (en) 2001-01-31 2006-04-18 Canon Kabushiki Kaisha Thin-film semiconductor device and method of manufacturing the same
US6438954B1 (en) 2001-04-27 2002-08-27 3M Innovative Properties Company Multi-directional thermal actuator
US7758739B2 (en) 2004-08-13 2010-07-20 Virgin Islands Microsystems, Inc. Methods of producing structures for electron beam induced resonance using plating and/or etching
US7253426B2 (en) 2005-09-30 2007-08-07 Virgin Islands Microsystems, Inc. Structures and methods for coupling energy from an electromagnetic wave
US7714513B2 (en) 2005-09-30 2010-05-11 Virgin Islands Microsystems, Inc. Electron beam induced resonance
US7791290B2 (en) 2005-09-30 2010-09-07 Virgin Islands Microsystems, Inc. Ultra-small resonating charged particle beam modulator
US7791291B2 (en) 2005-09-30 2010-09-07 Virgin Islands Microsystems, Inc. Diamond field emission tip and a method of formation
US8384042B2 (en) 2006-01-05 2013-02-26 Advanced Plasmonics, Inc. Switching micro-resonant structures by modulating a beam of charged particles
US7282776B2 (en) 2006-02-09 2007-10-16 Virgin Islands Microsystems, Inc. Method and structure for coupling two microcircuits
US7688274B2 (en) 2006-02-28 2010-03-30 Virgin Islands Microsystems, Inc. Integrated filter in antenna-based detector
US7646991B2 (en) 2006-04-26 2010-01-12 Virgin Island Microsystems, Inc. Selectable frequency EMR emitter
US7876793B2 (en) 2006-04-26 2011-01-25 Virgin Islands Microsystems, Inc. Micro free electron laser (FEL)
US7656094B2 (en) 2006-05-05 2010-02-02 Virgin Islands Microsystems, Inc. Electron accelerator for ultra-small resonant structures
US7986113B2 (en) 2006-05-05 2011-07-26 Virgin Islands Microsystems, Inc. Selectable frequency light emitter
US7723698B2 (en) 2006-05-05 2010-05-25 Virgin Islands Microsystems, Inc. Top metal layer shield for ultra-small resonant structures
US7728702B2 (en) 2006-05-05 2010-06-01 Virgin Islands Microsystems, Inc. Shielding of integrated circuit package with high-permeability magnetic material
US7728397B2 (en) 2006-05-05 2010-06-01 Virgin Islands Microsystems, Inc. Coupled nano-resonating energy emitting structures
US7732786B2 (en) 2006-05-05 2010-06-08 Virgin Islands Microsystems, Inc. Coupling energy in a plasmon wave to an electron beam
US7741934B2 (en) 2006-05-05 2010-06-22 Virgin Islands Microsystems, Inc. Coupling a signal through a window
US7746532B2 (en) 2006-05-05 2010-06-29 Virgin Island Microsystems, Inc. Electro-optical switching system and method
US7710040B2 (en) 2006-05-05 2010-05-04 Virgin Islands Microsystems, Inc. Single layer construction for ultra small devices
WO2007130091A1 (en) * 2006-05-05 2007-11-15 Virgin Islands Microsystems, Inc. Integration of vacuum microelectronic device with integrated circuit
US8188431B2 (en) 2006-05-05 2012-05-29 Jonathan Gorrell Integration of vacuum microelectronic device with integrated circuit
US7718977B2 (en) 2006-05-05 2010-05-18 Virgin Island Microsystems, Inc. Stray charged particle removal device
US7679067B2 (en) 2006-05-26 2010-03-16 Virgin Island Microsystems, Inc. Receiver array using shared electron beam
US7655934B2 (en) 2006-06-28 2010-02-02 Virgin Island Microsystems, Inc. Data on light bulb
US7659513B2 (en) 2006-12-20 2010-02-09 Virgin Islands Microsystems, Inc. Low terahertz source and detector
US7990336B2 (en) 2007-06-19 2011-08-02 Virgin Islands Microsystems, Inc. Microwave coupled excitation of solid state resonant arrays
US7791053B2 (en) 2007-10-10 2010-09-07 Virgin Islands Microsystems, Inc. Depressed anode with plasmon-enabled devices such as ultra-small resonant structures

Also Published As

Publication number Publication date
US5401983A (en) 1995-03-28
JPH07508856A (en) 1995-09-28

Similar Documents

Publication Publication Date Title
US5401983A (en) Processes for lift-off of thin film materials or devices for fabricating three dimensional integrated circuits, optical detectors, and micromechanical devices
US5244818A (en) Processes for lift-off of thin film materials and for the fabrication of three dimensional integrated circuits
US5280184A (en) Three dimensional integrated circuits with lift-off
Mathine The integration of III-V optoelectronics with silicon circuitry
US5465009A (en) Processes and apparatus for lift-off and bonding of materials and devices
US5472914A (en) Wafer joined optoelectronic integrated circuits and method
Corbett et al. Transfer printing for silicon photonics
US6960791B2 (en) Optical semiconductor apparatus
JP5590837B2 (en) Relocation of functional areas
US20180180829A1 (en) Microfabricated optical apparatus with flexible electrical connector
US6362069B1 (en) Long-wavelength VCSELs and method of manufacturing same
EP3091381A1 (en) Method for realizing heterogeneous iii-v silicon photonic integrated circuits
US9076907B2 (en) Compactly-integrated optical detectors and associated systems and methods
Talghader et al. Integration of fluidically self-assembled optoelectronic devices using a silicon-based process
Christiaens et al. Thin-film devices fabricated with benzocyclobutene adhesive wafer bonding
US10109753B2 (en) Compound micro-transfer-printed optical filter device
CN111244227A (en) Silicon-based photonic integrated module and preparation method thereof
Smith et al. Hybrid integration of chipscale photonic devices using accurate transfer printing methods
JPH1084058A (en) Manufacture of product comprising photoelectric device
US7482184B2 (en) Manufacture of a layer of optical interconnection on an electronic circuit
JPH07202162A (en) Optical integrated circuit and manufacture thereof
Wilkinson et al. Integration of thin film optoelectronic devices onto micromachined movable platforms
US6743653B2 (en) Micromachine manufacturing method
Jokerst Hybrid integrated optoelectronics: Thin film devices bonded to host substrates
Pu et al. Comparison of techniques for bonding VCSELs directly to ICs

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA