WO1995009489A1 - Method and apparatus for stabilizing the gain of a control loop in a communication device - Google Patents

Method and apparatus for stabilizing the gain of a control loop in a communication device Download PDF

Info

Publication number
WO1995009489A1
WO1995009489A1 PCT/US1994/009896 US9409896W WO9509489A1 WO 1995009489 A1 WO1995009489 A1 WO 1995009489A1 US 9409896 W US9409896 W US 9409896W WO 9509489 A1 WO9509489 A1 WO 9509489A1
Authority
WO
WIPO (PCT)
Prior art keywords
gain
control loop
signal
communication device
loop
Prior art date
Application number
PCT/US1994/009896
Other languages
French (fr)
Inventor
Kevin J. Holoubek
Richard J. Keniuk
Paul R. Bontrager
Original Assignee
Motorola Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc. filed Critical Motorola Inc.
Priority to JP51031495A priority Critical patent/JP3245863B2/en
Priority to DE4497317T priority patent/DE4497317T1/en
Priority to CA002148600A priority patent/CA2148600C/en
Priority to BR9405621-8A priority patent/BR9405621A/en
Publication of WO1995009489A1 publication Critical patent/WO1995009489A1/en
Priority to SE9501929A priority patent/SE516075C2/en
Priority to FI952634A priority patent/FI952634A/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W52/00Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/04TPC
    • H04W52/52TPC using AGC [Automatic Gain Control] circuits or amplifiers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G3/00Gain control in amplifiers or frequency changers without distortion of the input signal
    • H03G3/20Automatic control
    • H03G3/30Automatic control in amplifiers having semiconductor devices
    • H03G3/3036Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G3/00Gain control in amplifiers or frequency changers without distortion of the input signal
    • H03G3/20Automatic control
    • H03G3/30Automatic control in amplifiers having semiconductor devices
    • H03G3/3036Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
    • H03G3/3042Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
    • H03G3/3047Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers for intermittent signals, e.g. burst signals

Definitions

  • the present invention relates generally to communication devices and more particularly to stabilization of the gain of a control loop utilized within such communication devices.
  • control loops in communication devices are well known in the art. However, in a time division multiple access
  • TDMA time division multiple access
  • the RF output of the transmitter must be gated “on” and “off.”
  • the power must be
  • the total time, including the ramp-down, off-time, and ramp-up, may only be on the order of tens of microseconds while the amplitude difference between the maximum and minimum output power may be greater than 40 dB.
  • the required control loop must have both a broad bandwidth and large dynamic range. Practical considerations in the design of a transmitter with such a control loop recognizes that temperature and part-to-part tolerances degrade the control loop's ability to track the reference signal. Gain variation at the numerous RF stages within the transmitter also contribute to the degradation of the control loop's ability to track the reference signal.
  • Another problem with the simple first order control loop is that the bandwidth is easily affected by the gain in the many RF and baseband amplifier stages included in the control loop.
  • the closed-loop bandwidth In order to support the high bandwidth of the reference signal, the closed-loop bandwidth must be carefully controlled. As the amplifier gain or the RF input drive level changes, the closed-loop bandwidth changes, which in turn may cause the system to distort the RF envelope or become unstable.
  • the power control loop also may have problems handling the different gains that occur when each new transmitter is assembled with different parts.
  • the gain in the loop increases, the closed-loop bandwidth increases as well. This problem occurs where bandwidths of the individual elements of the loop (RF gain control device and detector bandwidth) will limit the maximum closed-loop bandwidth that the loop can support without becoming unstable. Design constraints of the detector (dynamic range versus detector open-loop bandwidth) tend to set the open-loop bandwidth of the system.
  • FIG. 1 generally depicts a typical pulsed RF envelope in a
  • FIG. 2 generally illustrates, in block diagram form, a prior art control loop typically utilized for transmitter control.
  • FIG. 3 generally depicts, in block diagram form, stabilization of the gain of a control loop in accordance with the invention.
  • FIG. 4 generally illustrates the timing of gain sampling and attenuator adjustment to perform stabilization of the gain of a control loop in accordance with the invention.
  • FIG. 5 generally depicts, in block diagram form, an alternate embodiment of stabilization of the gain of a control loop in accordance with the invention.
  • FIG. 6 generally depicts a cellular radiotelephone system which may beneficially employ the present invention.
  • FIG. 7 generally depicts a communication device which may beneficially employ the present invention.
  • a gain stabilization loop performs discrete time adjustments to the RF amplifier gain path of a closed-loop transmitter power control system based on a measurement of the gain in the control loop.
  • the stabilization of the RF amplifier gain allows the transmitter's control loop to remain functional over varying gain conditions which are prevalent within stages of the RF amplifier gain path. Gain changes within the stages due to part-to-part variations and temperature effects are minimized or eliminated by this gain trimming.
  • FIG. 1 generally depicts a typical pulsed RF envelope 100 in a TDMA transmitter.
  • the pulsed RF envelope has both dynamic and steady-state portions in the shape.
  • the RF envelope amplitude (output power) is held constant while communication data is sent during maximum amplitude portions of the burst.
  • the transmitter may be adjusted for a new maximum power or carrier frequency.
  • the bursted RF envelope of a TDMA transmitter as shown in FIG. 1 is an ideal implementation of the discrete-time gain stabilization loop in accordance with the invention.
  • FIG. 2 generally illustrates, in block diagram form, a prior art analog control loop typically utilized for transmitter control.
  • signals V ref 200, V cont 202 and Vdet 204 are baseband signals.
  • RF in 206 and RF out 208 are represented as the peak voltage amplitude of the RF envelope.
  • a reference signal, V ref 200, with a high bandwidth (on the order of a few hundred kiloHertz) controls the envelope amplitude of signal RF out .
  • the baseband-to-RF conversion of the amplitude control voltage occurs in a voltage variable attenuator (V VA) 212 in the RF amplifier gain path that has a linear voltage gain transfer function.
  • V VA voltage variable attenuator
  • RF amplifiers 214 and 216, between VVA 212 and RF coupler 218, are linear and the RF-to-baseband conversion of the detector also has a linear response.
  • the envelope of signal RF out 208 can be derived as a function of the amplitude of signal RF in 206 and the voltage of
  • V cont 202 is given by:
  • RF out V cont (G Amp1 G VVA G Amp2 G Amp3 )RF in (1) where G Amp1 , G VVA . G Amp2 and G Amp3 are the gains of RF Amp 1
  • voltage V det and voltage V cont can be written as:
  • V det G coupler G detector G det amp RF out (2)
  • the denominator of equation (4) shows the closed-loop bandwidth of the control loop as a function of the gains of every amplifier in the system, and also the RF input drive level, RF in .
  • the coupler and detector gains can be simplified into reverse path gains by:
  • G reverse path G coupler G detecto rG det amp (5) while the RF and control amplifier gains, and the gain constant of VVA 212 are considered forward path gains, yielding:
  • G forward path G Amp 1 G VVA G Amp2 G Amp3 G cont amp (6) which simplifies equation (4) for the closed-loop transfer function to:
  • the steady-state output of the control loop is only a function of the reverse path gains.
  • the gain and offset voltage of coupler 218 and detector 220 are carefully designed to be temperature stable. This allows V ref 200 to accurately control the absolute amplitude of RF out 208 when the system is in steady-state conditions.
  • ⁇ G in equation (8) may be 20 to 30 dB due to the combination of part-to-part variations and temperature effects. This means the closed- loop bandwidth will change by 10 times or more in the first order control system. This is the major cause of distortion of the RF envelope and /or instabilities within the control loop itself.
  • FIG. 3 generally depicts, in block diagram form, stabilization of the gain of a control loop in accordance with the invention.
  • the loop monitors a characteristic related to the gain control of the analog control loop and adjusts the gain of the forward path accordingly based on the monitored characteristic.
  • the gain stabilization loop depicted in FIG. 3 is implemented in a transmitter 300, and comprises several elements in addition to the first order RF power control loop depicted in FIG. 2.
  • a first analog-to-digital (A/D) converter 306 is utilized to monitor a first signal V cont 202 input to VVA 212 while a second A/D converter 304 is utilized to monitor a second signal V det 204 at the output of RF detector 220.
  • VVA 212 is an amplifier having ⁇ gain.
  • DSA 302 is used to oppose gain changes in the forward path amplifiers due to temperature and part-to-part variation within the amplifiers in accordance with the invention.
  • Equation (7) can be modified by the addition of DSA 302 to yield the following closed-loop transfer function for the system of FIG. 3:
  • the gain stabilization loop maintains Vdet 204 equivalent to V ref 200 through real-time setting of VVA 212 via voltage V cont 202.
  • V cont 202 is a first signal utilized to control the primary control loop, and is not utilized in any manner to control the gain of the forward gain path.
  • V ref 200 is utilized for reference purposes in the control of the primary control loop.
  • Vcont 202 increases relative to Vdet 204.
  • V det 204 is a second signal which is based on the level of a signal RF out 208 detected at the output of the forward gain path.
  • V cont 202 and V det 204 are then monitored by ⁇ P 308 during a portion of time where the transmitter output power is at its steady-state amplitude.
  • the relationship that is required between V cont 202 and V det 204 for constant loop gain is known to ⁇ P 308, and is predetermined. Under nominal conditions, the design of the transmitter depicted in FIG. 3 is simplified if V cont 202 is maintained equivalent to Vdet 204, but the relationship is open to engineering design choice.
  • a comparison of V cont 202 and V det 204 is performed and a correction signal 309 is produced based on the relationship between V cont 202 and V det 204.
  • ⁇ P 308 may determine that an adjustment of 10 or more dB is required in a subsequent burst, but this does not occur immediately after the correction signal 309 is produced.
  • FIG. 4 generally illustrates the timing of gain sampling and attenuator adjustment to perform stabilization of the gain of a control loop in accordance with the invention.
  • DSA 302 is not changed during times when the transmitter output power is at maximum (i.e., during the burst); DSA 302 is only adjusted after the transmitter output power is ramped-down during the next minimum RF output period (i.e., during the time period between bursts).
  • the burst depicted in FIG. 4 may either be a burst of speech information or data information.
  • the analog control loop depicted in FIG. 2 controls the RF envelope for the entire burst, except for a tiny discontinuity where DSA 302 is toggled at very low output power between bursts.
  • the response time of the gain stabilization loop is limited to the rate of the burst period.
  • the range of DSA 302 can be as large as required to encompass the worst case gain changes in the forward path of the transmitter. This allows the analog control loop to operate at optimum loop gain (and optimum bandwidth) with no calibration at all. For example, in the preferred embodiment, at power-up on a new transmitter, the first burst will pass through the analog control loop and ⁇ P 308 will determine if the analog loop gain is optimum. If a gain adjustment is required, the new gain setting will be applied to the next burst. By the second burst the loop gain may be within a couple of dB of the optimum gain.
  • Stepped attenuator 302 is adjusted to the closest loop gain within plus or minus the least significant stepsize of attenuator 302 (this may be a 0.5, 1 or 2 dB step depending on the choice of attenuator).
  • ⁇ P 308 stores this optimum "gain stabilization" value in a table indexed over power and frequency which allows gain changes due to different output powers /carrier frequencies to be handled independently. This table is required for transmitters which support frequency hopping and is updated as the gain changes within the control system. Under nominal conditions, it is desirable to select the path gain such that DSA 302 is typically in the middle of its range.
  • FIG. 5 generally depicts, in block diagram form, an alternate embodiment of a transmitter 500 to perform stabilization of the gain of a control loop in accordance with the invention.
  • A/D converters 304, 306 and ⁇ P 308 are replaced with an analog controller 509.
  • analog controller 509 may be comprised of a summing junction and an integrator.
  • Analog controller 509 and a voltage controlled device 503 (with ⁇ gain) together accomplish the monitoring and gain correction task.
  • the implementation depicted in FIG. 5 would perform the gain stabilization in a continuous fashion versus the discrete implementation depicted in FIG. 3.
  • the operation of transmitter 500 is similar to that of transmitter 300 in that analog controller 509 would produce a correction signal 506 which would then be used to adjust voltage controlled device 503.
  • FIG. 6 generally depicts a cellular radiotelephone system which may beneficially employ the present invention.
  • a Mobile services Switching Center (MSC) 606 is coupled to a Public Switched Telephone Network (PSTN) 603.
  • PSTN Public Switched Telephone Network
  • MSC 606 is also coupled to a Base Station Controller (BSC) 609 which performs switching functions similar to MSC 606, but at a location remote with respect to MSC 606.
  • BSC Base Station Controller
  • BSs base-stations
  • MSs mobile stations
  • FIG. 7 generally depicts a communication device which may beneficially employ the present invention.
  • the communication device illustrates BS 612, however the communication device of FIG. 7 could substantially illustrate MS 618 with the removal of interface 700.
  • the block diagram depicted in FIG. 7 also applies to BS 615 depicted in FIG. 6.
  • an interface 700 which in the preferred embodiment is a time division multiplexed (TDM) bus interface similar to the one described in US Patent No. 5,081,641, having as inventors Kotzin et al., and incorporated herein by reference, is coupled to a microprocessor Digital Signal Processor (DSP) 706, which in the preferred embodiment is a Motorola 56000 DSP. Coupled to DSP
  • DSP Digital Signal Processor
  • DSP 706 is memory block 703 and DSP 712 utilized for received signal equalization purposes. DSP 706 is likewise coupled to transmitter 300 (or transmitter 500) which implements the gain stabilization in accordance with the invention. In the preferred embodiment, signal RF out 208 is in a TDM/TDMA format.
  • the gain stabilization loop circuitry 300 depicted in FIG. 3 may be beneficially employed in any device implementing a control system having strict gain, bandwidth and large dynamic range requirements.
  • the gain stabilization loop circuitry may likewise be beneficially employed in a receiver, such as receiver 718 of FIG. 7, which, for example, implements an automatic gain control (AGC) loop.
  • AGC automatic gain control

Abstract

A gain stabilization loop performs discrete time adjustments to the RF amplifier forward gain path (210, 212, 214, 302, 216, 218) of a closed-loop transmitter power (300) control system based on a measurement of the gain in the control loop. The stabilization of the RF amplifier (210, 214, 216) gain allows the transmitter's control loop to remain functional over varying gain conditions which are prevalent within stages (210, 214, 216) of the RF amplifier gain path (210, 212, 214, 302, 216, 218). The effects of gain changes within the stages (210, 214, 216) due to part-to-part variations and temperature effects are minimized or eliminated by this gain trimming.

Description

METHOD AND APPARATUS FOR STABILIZING THE GAIN OF A CONTROL LOOP IN A COMMUNICATION DEVICE
Field of the Invention
The present invention relates generally to communication devices and more particularly to stabilization of the gain of a control loop utilized within such communication devices.
Background of the Invention
Use of control loops in communication devices are well known in the art. However, in a time division multiple access
(TDMA) communication system where such a communication device may be employed, new problems with conventional control loops arise. For example, when the communication device is a transmitter in the TDMA system, the RF output of the transmitter must be gated "on" and "off." In addition, the power must be
"ramped" up and down following a precise envelope shape in order to minimize the spurious output due to the gating of the RF power. The total time, including the ramp-down, off-time, and ramp-up, may only be on the order of tens of microseconds while the amplitude difference between the maximum and minimum output power may be greater than 40 dB. When a closed-loop RF power control system is implemented to accurately track an ideal reference waveform, the required control loop must have both a broad bandwidth and large dynamic range. Practical considerations in the design of a transmitter with such a control loop recognizes that temperature and part-to-part tolerances degrade the control loop's ability to track the reference signal. Gain variation at the numerous RF stages within the transmitter also contribute to the degradation of the control loop's ability to track the reference signal.
Another problem with the simple first order control loop is that the bandwidth is easily affected by the gain in the many RF and baseband amplifier stages included in the control loop. In order to support the high bandwidth of the reference signal, the closed-loop bandwidth must be carefully controlled. As the amplifier gain or the RF input drive level changes, the closed-loop bandwidth changes, which in turn may cause the system to distort the RF envelope or become unstable.
The power control loop also may have problems handling the different gains that occur when each new transmitter is assembled with different parts. When the gain in the loop increases, the closed-loop bandwidth increases as well. This problem occurs where bandwidths of the individual elements of the loop (RF gain control device and detector bandwidth) will limit the maximum closed-loop bandwidth that the loop can support without becoming unstable. Design constraints of the detector (dynamic range versus detector open-loop bandwidth) tend to set the open-loop bandwidth of the system.
Thus a need exists for a control loop for use in a communication device which provides adequate loop performance in spite of, inter alia, temperature, part-to-part tolerances and gain variations at different stages of the communication device.
Brief Description of the Drawings FIG. 1 generally depicts a typical pulsed RF envelope in a
TDMA transmitter.
FIG. 2 generally illustrates, in block diagram form, a prior art control loop typically utilized for transmitter control. FIG. 3 generally depicts, in block diagram form, stabilization of the gain of a control loop in accordance with the invention.
FIG. 4 generally illustrates the timing of gain sampling and attenuator adjustment to perform stabilization of the gain of a control loop in accordance with the invention.
FIG. 5 generally depicts, in block diagram form, an alternate embodiment of stabilization of the gain of a control loop in accordance with the invention.
FIG. 6 generally depicts a cellular radiotelephone system which may beneficially employ the present invention.
FIG. 7 generally depicts a communication device which may beneficially employ the present invention.
Detailed Description of a Preferred Embodiment
A gain stabilization loop performs discrete time adjustments to the RF amplifier gain path of a closed-loop transmitter power control system based on a measurement of the gain in the control loop. The stabilization of the RF amplifier gain allows the transmitter's control loop to remain functional over varying gain conditions which are prevalent within stages of the RF amplifier gain path. Gain changes within the stages due to part-to-part variations and temperature effects are minimized or eliminated by this gain trimming.
FIG. 1 generally depicts a typical pulsed RF envelope 100 in a TDMA transmitter. The pulsed RF envelope has both dynamic and steady-state portions in the shape. The RF envelope amplitude (output power) is held constant while communication data is sent during maximum amplitude portions of the burst.
During the minimum amplitude portion of the burst, the transmitter may be adjusted for a new maximum power or carrier frequency. The bursted RF envelope of a TDMA transmitter as shown in FIG. 1 is an ideal implementation of the discrete-time gain stabilization loop in accordance with the invention.
FIG. 2 generally illustrates, in block diagram form, a prior art analog control loop typically utilized for transmitter control. In this circuitry, signals Vref 200, Vcont 202 and Vdet 204 are baseband signals. RFin 206 and RFout 208 are represented as the peak voltage amplitude of the RF envelope. A reference signal, Vref 200, with a high bandwidth (on the order of a few hundred kiloHertz) controls the envelope amplitude of signal RFout. The baseband-to-RF conversion of the amplitude control voltage occurs in a voltage variable attenuator (V VA) 212 in the RF amplifier gain path that has a linear voltage gain transfer function. The RF VVA gain is a multiple of a gain constant for the VVA and the control voltage (RFgain = GVVA × Vcont 202). RF amplifiers 214 and 216, between VVA 212 and RF coupler 218, are linear and the RF-to-baseband conversion of the detector also has a linear response. The voltage output from detector amp 222 is a multiple of the gain of coupler 218, the gain of RF detector 220, the gain of detector amp 222 and the peak amplitude of the envelope of the signal RFout 208 (Vdet 204 = Gcoupler × Gdetector × Gdet amp × RFout 208). The choice of reciprocal transfer functions at the baseband-to-RF and RF-to-baseband conversion points allow the control loop to maintain constant loop gain over a large dynamic range.
The envelope of signal RFout 208 can be derived as a function of the amplitude of signal RFin 206 and the voltage of
Vcont 202, and is given by:
RFout = Vcont(GAmp1GVVAGAmp2GAmp3)RFin (1) where GAmp1, GVVA. GAmp2 and GAmp3 are the gains of RF Amp 1
210, VVA 212, RF Amp 2 and RF Amp 3 respectively.
Assuming the gain of RF coupler 218 only affects the detector (which is valid since signal RFout passes through RF coupler 218 with virtually no attenuation), voltage Vdet and voltage Vcont can be written as:
Vdet = GcouplerGdetectorGdet ampRFout (2)
Figure imgf000007_0001
where 1/s is the Laplace Transform of loop integrator 226 as those skilled in the art will appreciate. Loop integrator 226 and control amp 228 generate a first signal, Vcont 202, which is utilized for controlling the control loop itself via VVA 212. Substituting the expression for Vcont of equation (3) into equation (1) yields the solution for the entire closed-loop control system:
Figure imgf000007_0002
The denominator of equation (4) shows the closed-loop bandwidth of the control loop as a function of the gains of every amplifier in the system, and also the RF input drive level, RFin.
The coupler and detector gains can be simplified into reverse path gains by:
Greverse path = GcouplerGdetectorGdet amp (5) while the RF and control amplifier gains, and the gain constant of VVA 212 are considered forward path gains, yielding:
Gforward path = GAmp 1 GVVAGAmp2GAmp3Gcont amp (6) which simplifies equation (4) for the closed-loop transfer function to:
Figure imgf000007_0003
This is a simple first order control loop. The steady-state output of the control loop is only a function of the reverse path gains. The gain and offset voltage of coupler 218 and detector 220 are carefully designed to be temperature stable. This allows Vref 200 to accurately control the absolute amplitude of RFout 208 when the system is in steady-state conditions.
As previously stated, gain changes within the elements of the transmitter due to temperature and part tolerance presents the majority of problems in transmitter design. The closed-loop bandwidth sensitivity to gain changes in the forward path follows the function
Figure imgf000008_0001
In the design of a transmitter with many RF stages, ΔG in equation (8) may be 20 to 30 dB due to the combination of part-to-part variations and temperature effects. This means the closed- loop bandwidth will change by 10 times or more in the first order control system. This is the major cause of distortion of the RF envelope and /or instabilities within the control loop itself.
FIG. 3 generally depicts, in block diagram form, stabilization of the gain of a control loop in accordance with the invention. In the preferred embodiment, the loop monitors a characteristic related to the gain control of the analog control loop and adjusts the gain of the forward path accordingly based on the monitored characteristic. The gain stabilization loop depicted in FIG. 3 is implemented in a transmitter 300, and comprises several elements in addition to the first order RF power control loop depicted in FIG. 2. A first analog-to-digital (A/D) converter 306 is utilized to monitor a first signal Vcont 202 input to VVA 212 while a second A/D converter 304 is utilized to monitor a second signal Vdet 204 at the output of RF detector 220. In the preferred embodiment, VVA 212 is an amplifier having ± gain. Microprocessor (μP) 308, which in the preferred embodiment is a Motorola 68HC11 μP, interprets the voltage information from A/D converters 304, 306, and applies an appropriate correction signal to a (variable) digital stepped attenuator (DSA) 302 located in the RF path. DSA 302 is used to oppose gain changes in the forward path amplifiers due to temperature and part-to-part variation within the amplifiers in accordance with the invention.
Equation (7) can be modified by the addition of DSA 302 to yield the following closed-loop transfer function for the system of FIG. 3:
Figure imgf000009_0001
The gain stabilization loop maintains Vdet 204 equivalent to Vref 200 through real-time setting of VVA 212 via voltage Vcont 202.
In the preferred embodiment, Vcont 202 is a first signal utilized to control the primary control loop, and is not utilized in any manner to control the gain of the forward gain path. Likewise in the preferred embodiment, Vref 200 is utilized for reference purposes in the control of the primary control loop. Continuing, the steady-state value of the transfer functions in equations (7) and (9), when evaluated by setting s = 0, is unaffected by the addition of DSA 302 as those skilled in the art will appreciate. As gain increases in the forward path, Vcont 202 can be seen to decrease relative to Vdet 204. With gain reductions in the forward path,
Vcont 202 increases relative to Vdet 204. In the preferred embodiment, Vdet 204 is a second signal which is based on the level of a signal RFout 208 detected at the output of the forward gain path. Continuing, Vcont 202 and Vdet 204 are then monitored by μP 308 during a portion of time where the transmitter output power is at its steady-state amplitude. The relationship that is required between Vcont 202 and Vdet 204 for constant loop gain is known to μP 308, and is predetermined. Under nominal conditions, the design of the transmitter depicted in FIG. 3 is simplified if Vcont 202 is maintained equivalent to Vdet 204, but the relationship is open to engineering design choice. Continuing, a comparison of Vcont 202 and Vdet 204 is performed and a correction signal 309 is produced based on the relationship between Vcont 202 and Vdet 204.
In the preferred embodiment, μP 308 may determine that an adjustment of 10 or more dB is required in a subsequent burst, but this does not occur immediately after the correction signal 309 is produced. FIG. 4 generally illustrates the timing of gain sampling and attenuator adjustment to perform stabilization of the gain of a control loop in accordance with the invention. DSA 302 is not changed during times when the transmitter output power is at maximum (i.e., during the burst); DSA 302 is only adjusted after the transmitter output power is ramped-down during the next minimum RF output period (i.e., during the time period between bursts). In the preferred embodiment, the burst depicted in FIG. 4 may either be a burst of speech information or data information. Continuing, the analog control loop depicted in FIG. 2 controls the RF envelope for the entire burst, except for a tiny discontinuity where DSA 302 is toggled at very low output power between bursts. Important to note is that the response time of the gain stabilization loop is limited to the rate of the burst period.
The range of DSA 302 can be as large as required to encompass the worst case gain changes in the forward path of the transmitter. This allows the analog control loop to operate at optimum loop gain (and optimum bandwidth) with no calibration at all. For example, in the preferred embodiment, at power-up on a new transmitter, the first burst will pass through the analog control loop and μP 308 will determine if the analog loop gain is optimum. If a gain adjustment is required, the new gain setting will be applied to the next burst. By the second burst the loop gain may be within a couple of dB of the optimum gain. Stepped attenuator 302 is adjusted to the closest loop gain within plus or minus the least significant stepsize of attenuator 302 (this may be a 0.5, 1 or 2 dB step depending on the choice of attenuator). For each burst, μP 308 stores this optimum "gain stabilization" value in a table indexed over power and frequency which allows gain changes due to different output powers /carrier frequencies to be handled independently. This table is required for transmitters which support frequency hopping and is updated as the gain changes within the control system. Under nominal conditions, it is desirable to select the path gain such that DSA 302 is typically in the middle of its range.
FIG. 5 generally depicts, in block diagram form, an alternate embodiment of a transmitter 500 to perform stabilization of the gain of a control loop in accordance with the invention. As shown in FIG. 5, A/D converters 304, 306 and μP 308 are replaced with an analog controller 509. In one alternate embodiment, analog controller 509 may be comprised of a summing junction and an integrator. Analog controller 509 and a voltage controlled device 503 (with ± gain) together accomplish the monitoring and gain correction task. The implementation depicted in FIG. 5 would perform the gain stabilization in a continuous fashion versus the discrete implementation depicted in FIG. 3. However, the operation of transmitter 500 is similar to that of transmitter 300 in that analog controller 509 would produce a correction signal 506 which would then be used to adjust voltage controlled device 503.
Those skilled in the art will appreciate that various other implementations of transmitters 300 and 500 are available which would not alter the gain stabilization process in accordance with the invention. For example, since the gain stabilization mechanism is controlling the gain of the loop, it is well understood that the gain correcting element could reside in the forward and/or reverse paths. It is also well understood that under steady state conditions, the signal Vref 200 could be substituted for the second signal, Vdet 204, in determining the loop gain. FIG. 6 generally depicts a cellular radiotelephone system which may beneficially employ the present invention. As depicted in FIG. 6, a Mobile services Switching Center (MSC) 606 is coupled to a Public Switched Telephone Network (PSTN) 603. MSC 606 is also coupled to a Base Station Controller (BSC) 609 which performs switching functions similar to MSC 606, but at a location remote with respect to MSC 606. Coupled to BSC 609 are base-stations (BSs) 612, 615, which in the preferred embodiment, are capable of communicating with mobile stations (MSs) such as MS 618 via signal RFout 208. Transmission of signal RFout 208 from a BS, and for clarity purposes BS 612, occurs on a downlink of a radio channel while communication from MS 618 to BS 612 occurs on an uplink of a radio channel.
FIG. 7 generally depicts a communication device which may beneficially employ the present invention. As depicted in FIG. 7, the communication device illustrates BS 612, however the communication device of FIG. 7 could substantially illustrate MS 618 with the removal of interface 700. In addition, the block diagram depicted in FIG. 7 also applies to BS 615 depicted in FIG. 6. Continuing, an interface 700, which in the preferred embodiment is a time division multiplexed (TDM) bus interface similar to the one described in US Patent No. 5,081,641, having as inventors Kotzin et al., and incorporated herein by reference, is coupled to a microprocessor Digital Signal Processor (DSP) 706, which in the preferred embodiment is a Motorola 56000 DSP. Coupled to DSP
706 is memory block 703 and DSP 712 utilized for received signal equalization purposes. DSP 706 is likewise coupled to transmitter 300 (or transmitter 500) which implements the gain stabilization in accordance with the invention. In the preferred embodiment, signal RFout 208 is in a TDM/TDMA format.
While the preferred embodiment in accordance with the invention has been shown to be a transmitter having an analog control loop, the gain stabilization loop circuitry 300 depicted in FIG. 3 may be beneficially employed in any device implementing a control system having strict gain, bandwidth and large dynamic range requirements. For example, the gain stabilization loop circuitry may likewise be beneficially employed in a receiver, such as receiver 718 of FIG. 7, which, for example, implements an automatic gain control (AGC) loop.
While the invention has been particularly shown and described with reference to a particular embodiment, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention.

Claims

Claims
1. A method of stabilizing the gain of a control loop in a communication device, the method comprising the steps of: monitoring a characteristic related to the gain of the control loop; and
adjusting the gain of the control loop based on the monitored characteristic.
2. The method of claim 1 wherein the step of monitoring a characteristic further comprises monitoring first and second signals within the control loop.
3. The method of claim 2 further comprising the step of comparing the monitored first and second signals within the control loop to produce a correction signal.
4. The method of claim 3 wherein the step of adjusting the gain of the control loop based on the monitored characteristic further comprises the step of adjusting the gain of the control loop utilizing the correction signal.
5. A communication device having a gain path controlled by a control loop, the communication device comprising: a first signal utilized for controlling the control loop;
a second signal; and
a controller, coupled to the first and second signal, for producing a correction signal utilized for adjusting the gain of the gain path.
6. The communication device of claim 5 wherein the communication device is a transmitter implemented in either a base-station or a mobile station.
7. The communication device of claim 5 wherein the communication device is a receiver implemented in either a base-station or a mobile station.
8. The communication device of claim 5 wherein the second signal further comprises a signal based on a level of a signal detected at an output of the forward gain path.
9. The communication device of claim 5 wherein the second signal further comprises a signal based on a level of signal utilized for reference purposes.
10. A communication device having a gain path controlled by a control loop, the communication device utilized in a time division multiple access (TDMA) communication system, the communication device comprising: means, during a first time period of a burst, for monitoring a first signal utilized for controlling the control loop and a second signal;
means, during the first time period of the burst, for monitoring a second signal; and
means, during a second time period of the burst, for producing a correction signal utilized for adjusting the gain of the gain path during a time period between bursts.
PCT/US1994/009896 1993-09-30 1994-09-02 Method and apparatus for stabilizing the gain of a control loop in a communication device WO1995009489A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP51031495A JP3245863B2 (en) 1993-09-30 1994-09-02 Method and apparatus for stabilizing the gain of a control loop in a communication device
DE4497317T DE4497317T1 (en) 1993-09-30 1994-09-02 Method and device for stabilizing the gain of a control loop in a communication device
CA002148600A CA2148600C (en) 1993-09-30 1994-09-02 Method and apparatus for stabilizing the gain of a control loop in a communication device
BR9405621-8A BR9405621A (en) 1993-09-30 1994-09-02 Process for stabilizing control circuit gain in communication device and communication device
SE9501929A SE516075C2 (en) 1993-09-30 1995-05-24 Method and apparatus for stabilizing the gain of a control loop in a communication device
FI952634A FI952634A (en) 1993-09-30 1995-05-30 A method and apparatus for stabilizing the gain of a control loop in a communication device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/129,276 1993-09-30
US08/129,276 US5590418A (en) 1993-09-30 1993-09-30 Method and apparatus for stabilizing the gain of a control loop in a communication device

Publications (1)

Publication Number Publication Date
WO1995009489A1 true WO1995009489A1 (en) 1995-04-06

Family

ID=22439253

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1994/009896 WO1995009489A1 (en) 1993-09-30 1994-09-02 Method and apparatus for stabilizing the gain of a control loop in a communication device

Country Status (8)

Country Link
US (1) US5590418A (en)
JP (1) JP3245863B2 (en)
BR (1) BR9405621A (en)
CA (1) CA2148600C (en)
DE (1) DE4497317T1 (en)
FI (1) FI952634A (en)
SE (1) SE516075C2 (en)
WO (1) WO1995009489A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2336484A (en) * 1998-04-17 1999-10-20 Matsushita Electric Ind Co Ltd A power control arrangement for a mobile telephone system transmitter in which the feedback loop gain is adjusted to limit the power change per step
DE19701351C2 (en) * 1996-01-18 2003-04-24 Motorola Israel Ltd Linearized transmitter
EP1916766A2 (en) * 2006-10-25 2008-04-30 EADS Deutschland GmbH Voltage regulator

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5748678A (en) * 1995-07-13 1998-05-05 Motorola, Inc. Radio communications apparatus
JP2996170B2 (en) * 1996-03-21 1999-12-27 日本電気株式会社 Gain control circuit
US5898912A (en) * 1996-07-01 1999-04-27 Motorola, Inc. Direct current (DC) offset compensation method and apparatus
SE520227C2 (en) * 1997-04-18 2003-06-10 Ericsson Telefon Ab L M Power amplifier circuit, and method for controlling and using such a circuit
US6259682B1 (en) * 1997-11-25 2001-07-10 Uniden America Corporation Closed loop transmitter with improved stability and accuracy over a wide range of power levels having means for maintaining constant loop gain
US6131013A (en) * 1998-01-30 2000-10-10 Motorola, Inc. Method and apparatus for performing targeted interference suppression
US6449462B1 (en) * 1998-02-27 2002-09-10 Telefonaktiebolaget L M Ericsson (Publ) Method and system for quality-based power control in cellular communications systems
US6385173B1 (en) * 1999-02-16 2002-05-07 Telefonaktiebolaget L M Ericsson (Publ) Adaptive control of telecommunications systems with measurements of varying time-delays
US6507732B1 (en) * 1999-09-14 2003-01-14 Lucent Technologies Inc. Dynamic path gain compensation for radios in wireless communication systems
US6721368B1 (en) * 2000-03-04 2004-04-13 Qualcomm Incorporated Transmitter architectures for communications systems
EP1158666A1 (en) * 2000-05-25 2001-11-28 Lucent Technologies Inc. Circuit arrangement and method for discrete-time regulation of the output power of a transmission device
US20040198261A1 (en) * 2002-06-28 2004-10-07 Wei Xiong Method of self-calibration in a wireless transmitter
US6831506B1 (en) * 2003-09-17 2004-12-14 Rf Micro Devices, Inc. Reconfigurable filter architecture
US7120402B2 (en) * 2004-03-01 2006-10-10 Motorola, Inc. Method and apparatus for a high performance and high dynamic range baseband power control system
US7979039B2 (en) 2007-09-24 2011-07-12 Intel Corporation Pre-distorting a transmitted signal for offset cancellation
US8787851B2 (en) * 2012-07-10 2014-07-22 Huawei Device Co., Ltd. System and method for quickly power amplifier control
US11843410B2 (en) 2022-03-23 2023-12-12 L3Harris Technologies, Inc. Joint stepped overlapping hysteresis gain control

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4403255A (en) * 1981-11-24 1983-09-06 Rca Corporation FM/TV Automatic gain control system
US5187809A (en) * 1990-08-24 1993-02-16 Motorola, Inc. Dual mode automatic gain control

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU550594A1 (en) * 1971-07-27 1977-03-15 Институт Электродинамики И Институт Электросварки Им.Е.О.Патона Ан Украинской Сср Device for balancing signal conversion
GB2098819A (en) * 1981-05-20 1982-11-24 Philips Electronic Associated Gain stabilization in a total power radiometer
US4502021A (en) * 1983-03-31 1985-02-26 Storage Technology Corporation Constant bandwidth automatic gain control system
SU1123094A1 (en) * 1983-04-21 1984-11-07 Предприятие П/Я А-1178 Amplifier for frequency-shift-keyed signals with gain factor stabilizing
US4625240A (en) * 1984-07-25 1986-11-25 Eeco, Inc. Adaptive automatic gain control
DE3577167D1 (en) * 1985-08-28 1990-05-17 Ibm METHOD FOR QUICK GAIN ADJUSTMENT IN A MODEM RECEIVER.
JPS62216511A (en) * 1986-03-18 1987-09-24 Nec Corp Automatic gain controller
US4910467A (en) * 1988-11-02 1990-03-20 Motorola, Inc. Method and apparatus for decoding a quadrature modulated signal
US5065351A (en) * 1989-03-30 1991-11-12 Eastman Kodak Company Stabilization and calibration of precision electronic circuit component
JP2743492B2 (en) * 1989-07-05 1998-04-22 松下電器産業株式会社 Transmission output power control device
JP2834304B2 (en) * 1990-10-19 1998-12-09 松下電器産業株式会社 Linear power amplifier circuit
KR960000775B1 (en) * 1990-10-19 1996-01-12 닛본덴기 가부시끼가이샤 Output level control circuit for high freq power amp
JP2703667B2 (en) * 1991-01-10 1998-01-26 三菱電機株式会社 Power amplifier
JPH056943U (en) * 1991-02-28 1993-01-29 株式会社東芝 Gain control circuit
US5339454A (en) * 1991-08-05 1994-08-16 Ford Motor Company Automatic gain control for RF amplifier
US5303394A (en) * 1991-08-09 1994-04-12 Rockwell International Feedback stabilized Q multiplier filter circuit
US5323329A (en) * 1991-12-23 1994-06-21 Eni, Div. Of Astec America, Inc. Digitally assisted power levelling circuit for rf power generator
SE470035B (en) * 1992-03-17 1993-10-25 Ericsson Ge Mobile Communicat Device for eliminating offset errors in a power control circuit for a pulsed transmitter end step

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4403255A (en) * 1981-11-24 1983-09-06 Rca Corporation FM/TV Automatic gain control system
US5187809A (en) * 1990-08-24 1993-02-16 Motorola, Inc. Dual mode automatic gain control

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19701351C2 (en) * 1996-01-18 2003-04-24 Motorola Israel Ltd Linearized transmitter
GB2336484A (en) * 1998-04-17 1999-10-20 Matsushita Electric Ind Co Ltd A power control arrangement for a mobile telephone system transmitter in which the feedback loop gain is adjusted to limit the power change per step
GB2336484B (en) * 1998-04-17 2000-06-07 Matsushita Electric Ind Co Ltd Radio equipment and transmit power controlling method
EP1916766A2 (en) * 2006-10-25 2008-04-30 EADS Deutschland GmbH Voltage regulator
EP1916766A3 (en) * 2006-10-25 2010-09-15 EADS Deutschland GmbH Voltage regulator

Also Published As

Publication number Publication date
DE4497317T1 (en) 1995-11-23
JPH08504074A (en) 1996-04-30
FI952634A0 (en) 1995-05-30
CA2148600C (en) 2000-07-11
BR9405621A (en) 1999-09-08
JP3245863B2 (en) 2002-01-15
FI952634A (en) 1995-05-30
SE516075C2 (en) 2001-11-12
US5590418A (en) 1996-12-31
SE9501929D0 (en) 1995-05-24
SE9501929L (en) 1995-07-10

Similar Documents

Publication Publication Date Title
US5590418A (en) Method and apparatus for stabilizing the gain of a control loop in a communication device
KR970000157B1 (en) Power amplifier saturation detection and correction method and apparatus
US5640691A (en) Power controller for RF transmitters
JP2910242B2 (en) Power amplifier ramp-up method and apparatus
JP3452930B2 (en) Reverse link transmission power correction method and wireless device in wireless telephone system
US7092686B2 (en) Automatic transmit power control loop
JP4227900B2 (en) Radio frequency transmitter with saturation detection and correction and method therefor
CA2199482A1 (en) Spread spectrum radiotelephone having adaptive transmitter gain control
US6057732A (en) Transmission power control circuit and method for CDMA system
US5697073A (en) Apparatus and method for shaping and power controlling a signal in a transmitter
US7289777B2 (en) Power control for non-constant envelope modulation
US7570709B2 (en) Automatic transmit power control loop with modulation averaging
JPH0771054B2 (en) Transmission output control circuit
WO2003075484A1 (en) Power control device and method for controlling the transmission power of a transmitter in a mobile communication network
JPH0783326B2 (en) Transmission output control circuit
EP1276232A1 (en) Transmitter power amplifier control
KR20080075889A (en) Wireless subscriber communication unit and method of power control with back-off therefore

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): BR CA DE FI JP SE

WWE Wipo information: entry into national phase

Ref document number: 2148600

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 95019295

Country of ref document: SE

WWE Wipo information: entry into national phase

Ref document number: 952634

Country of ref document: FI

WWP Wipo information: published in national office

Ref document number: 95019295

Country of ref document: SE

RET De translation (de og part 6b)

Ref document number: 4497317

Country of ref document: DE

Date of ref document: 19951123

WWE Wipo information: entry into national phase

Ref document number: 4497317

Country of ref document: DE