WO1995022838A1 - Electromigration resistant metallization structures for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold - Google Patents

Electromigration resistant metallization structures for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold Download PDF

Info

Publication number
WO1995022838A1
WO1995022838A1 PCT/SE1995/000152 SE9500152W WO9522838A1 WO 1995022838 A1 WO1995022838 A1 WO 1995022838A1 SE 9500152 W SE9500152 W SE 9500152W WO 9522838 A1 WO9522838 A1 WO 9522838A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
tiw
accordance
ptsi
contact hole
Prior art date
Application number
PCT/SE1995/000152
Other languages
French (fr)
Inventor
Sam-Hyo Hong
Original Assignee
Telefonaktiebolaget Lm Ericsson
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget Lm Ericsson filed Critical Telefonaktiebolaget Lm Ericsson
Priority to JP7521750A priority Critical patent/JPH08512435A/en
Priority to MX9504299A priority patent/MX9504299A/en
Priority to AU18287/95A priority patent/AU688472B2/en
Priority to BR9505846A priority patent/BR9505846A/en
Priority to EP95910051A priority patent/EP0695463A1/en
Publication of WO1995022838A1 publication Critical patent/WO1995022838A1/en
Priority to NO954040A priority patent/NO954040L/en
Priority to FI954942A priority patent/FI954942A/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53242—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53242—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
    • H01L23/53247—Noble-metal alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53242—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
    • H01L23/53252—Additional layers associated with noble-metal layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/0347—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/036—Manufacturing methods by patterning a pre-deposited material
    • H01L2224/0361—Physical or chemical etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03912—Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H01L2224/05558—Shape in side view conformal layer on a patterned surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05575—Plural external layers
    • H01L2224/0558—Plural external layers being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H01L2224/11472—Profile of the lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
    • H01L2224/1191—Forming a passivation layer after forming the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13005—Structure
    • H01L2224/13006—Bump connector larger than the underlying bonding area, e.g. than the under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45015—Cross-sectional shape being circular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01007—Nitrogen [N]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01011—Sodium [Na]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01018—Argon [Ar]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0102—Calcium [Ca]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01039—Yttrium [Y]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01051—Antimony [Sb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01061—Promethium [Pm]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01072—Hafnium [Hf]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01073—Tantalum [Ta]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0494—4th Group
    • H01L2924/04941—TiN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0504—14th Group
    • H01L2924/05042—Si3N4
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12033—Gunn diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/915—Active solid-state devices, e.g. transistors, solid-state diodes with titanium nitride portion or region

Definitions

  • the present invention relates, in general, to metallization schemes for microcircuit interconnections of electronic devices and, more particularly, to PtSi/TiW/TiW(N)/Au (Type I) and PtSi/TiW/TiW(N)/TiW/Au (Type 33) gold interconnections of semiconductor devices and associated processes of metallization.
  • a decrease in contact hole diameter consequently increases its aspect ratio (i.e., step height/diameter), and hence worsens the step coverage of the metals.
  • a smaller step coverage in the contact holes causes further increases of the current density in the contact holes.
  • High power transistors in particular, generate large currents and develop heat.
  • the high current density and high temperature operations of the devices result in rather fast degradation of an aluminum alloy (commonly including copper and silicon) based interconnections due to an electromigration effect.
  • the electromigration caused by momentum transfer of electrons, causes formation of voids and an interruption in the metal conductors.
  • Gold is a good conductor and is more than seven times larger in atomic weight than aluminum.
  • Gold based interconnections are very resistant to the electromigration effect.
  • diffusion barriers are needed which should possess some essential properties, such as: long-term high temperature stability, good electromigration resistance with a high current density, good adhesion to both insulating films and gold conductor, a good conductor, low contact resistance to doped (n+ and p+) silicon, good step coverage in contact holes, non-particulation, and a wide process latitude even for small dimensions ( ⁇ l ⁇ m).
  • Gold based interconnections can usually be formed in two ways.
  • a lift-off technique based on evaporation of diffusion barriers and gold can be used, e.g., a lift-off of Ti/Pt/Au metals.
  • a sputtering technique combined with plasma etched gold or electroplated gold conductors can be used.
  • a successful lift-off technique requires an electron-beam evaporator with a large distance between metal sources and wafers. For instance, for 6" diameter wafers the distance must be larger than 145 cm in order to obtain an incident angle deviation of the evaporated metals less than 3 degrees from the normal to the wafer surface.
  • sputtering and electroplating techniques combined with plasma etching is easily feasible with common equipment and have no difficulty with a large wafer diameter (> 6") in contrast to a lift-off technique.
  • a drawback with this technique is the difficulty in shrinking a metal- pitch below 4 ⁇ m due to some serious process barriers, such as: photoresist loss in an electroplating bath, geometry dependence of plating speed and difficulty in plating fine lines together with large size geometry, too rough Au-conductor surfaces after a wet-etch of the sputtered Au-film used for electroplating and protection of diffusion barriers, and etch undercuts at the diffusion barriers.
  • Even by a plasma etch technique it is difficult to eliminate some undercuts because the plated gold layer must act as an etch mask instead of a photoresist.
  • Gold is much softer than diffusion barriers, and hence it is difficult to apply a strong physical sputtering effect in a plasma etch process.
  • the gold etch mask can not offer any side passivation with organic polymers like a photoresist etch mask. Therefore it is very important to suppress the etch undercut for the microcircuit interconnections.
  • the actual composition of the sputtered TiW- and TiW(N)-films varies by sputtering parameters, and accordingly varies the film properties as a diffusion barrier and adhesion layers, etc.
  • the diffusion barriers of TiW and TiW(N) have been used in the metallization systems of Si/TiW/Al or PtSi/TiW/Al as IC ⁇ interconnections or Al(bondpad)/TiW(N)-TiW/Au (wire or bump) for packages.
  • TiW(N,O)-film a reactively sputtered film of TiW(N,O) improved the diffusion barrier property by orders of magnitude.
  • Nitrogen and oxygen contents in the TiW(N,O)-film was —42 and ⁇ 8 at. % (atomic percent), respectively.
  • the oxygen atoms in the TiW(N,O)-film were unintentionally involved from residual gases in the sputter chamber.
  • the TiW(N,O)-film even had minimal intrinsic stress, otherwise a TiW(O)-film with O — 4 at. % had tensile stress.
  • the major reason to include Ti into W is to improve the adhesion property to SiO»-layer because strong Ti-O bonds could be expected at the interface.
  • the maximum solubility of Ti into W is only about 10 at. % at 600°C. Any excess Ti will be microscopically distributed in a "pseudo-alloy" of TiW, and even located at grain boundaries and surfaces.
  • the substantial improvement of the diffusion barrier property could be achieved by oxidation or/and nitridation of the Ti-atoms during sputtering of TiW-cathode (target).
  • target TiW-cathode
  • the formation of stable TiO 2 and TiN at grain boundary particularly seems to effectively slow down important grain boundary diffusion.
  • one of major drawbacks of the oxidation and nitridation of the Ti-atoms is the loss or reduction in the ability of forming Ti-O bonds at the interface between SiO 2 and TiW.
  • Cunningham et al. and Nowicki et al. have been successful in using TiW(N) directly on top of Al-bondpads because of good adhesion between Al and W which can form intermetallic alloys with each other. Furthermore, one could easily apply strong sputter etch on the Al-surface in order to eliminate Al 2 O 3 and on the passivation film. The strong sputter etch could roughen the surfaces, and hence could enhance adhesion.
  • a metal-pitch can be as small as 1.5 ⁇ m.
  • the adhesion strength between a SiO 2 -layer with contact holes ( ⁇ 1 ⁇ m) and a diffusion barrier has a decisive influence on the size of the etch undercut and reliability.
  • the coverage of the diffusion barrier over the contact hole edge (Fig. le) may be a few tenths of a micron where one-tenth micron is very important.
  • the application of a sputter etch is very limited due to very shallow depths of junctions for HF (high frequency) power transistors and high speed devices in general.
  • TiW(N) was not sufficiently strong to withstand the stress caused by thermal mismatching because the deposition temperature of TiW(N) may be in a range of 100-350°C and a difference of TCE (thermal coefficient of expansion) can be 4-8 ppm/°C.
  • TCE thermal coefficient of expansion
  • This weak adhesion caused unacceptably large etch undercuts and oftentimes left a small cavity at a sidewall of the contact holes.
  • the formation of the cavity seriously caused reliability problem because Au- diffusion into the bulk-Si as well as Si-diffusion into the Au-layer was observed after annealing at 420°C for 30 min. The mechanism seems to be surface diffusion.
  • K.A. Lorenzen et al. in U.S. Patent No. 5,173,449 dated Dec.
  • the process latitude (feasibility) for patterning the fine line Au-conductors (1-1.25 ⁇ m width or less) seems to be low because the plasma etching of a thick Au-layer is based on pure physical sputtering by argon and oxygen gases. Consequently, an HNO 3 -boil is recommended after the Au-etch in order to clean the etch residues of Au, Ti and W-metals.
  • the nitric acid boil can easily attack the TiW-layer unless the TiW-surface had already been oxidized.
  • the oxidation of the TiW-surface at the same time causes an oxidation of the etch residues of Ti- and W-metals from the eroded etch mask.
  • the oxidation step can potentially cause an adhesion failure between the Au- and TiW-layers, especially with fine line Au-conductors.
  • the present invention provides a good ohmic contact and stability by forming a thin layer of PtSi in contacts. It is well known that PtSi and PtSi 2 reduce contact resistance. However, it was not known that the PtSi-layer could act as a stabilizer of a TiW based diffusion barrier. The stabilizing mechanism was either a thermodynamic or mechanical character like a stress buffer, and the exact mechanism is not established yet. It is also well known that TiW-film is quite stress sensitive and intrinsic stress is tensile. A direct contact between a TiW-film and bulk-Si (p+ and n+ doped) was not stable at a high temperature (420°C).
  • the present invention provides a very stable diffusion barrier by using a nitrided TiW, TiW(N), obtained by an RF-reactive sputtering technique.
  • a comparative study of the diffusion barriers sputtered by different techniques was performed by SIMS (secondary ions mass spectrometer) and SEM
  • DC-magnetron and RF-magnetron sputtering is much inferior to the RF- sputtered films (Figs. 2 and 5). Superiority of the RF-reactive sputtering has also improved adhesion strength and step coverage as well as reduced particle generation.
  • the present invention provides good adhesion between SiO 2 and TiW layers and between the diffusion barrier and a Au-layer.
  • the invention offers two kinds of interfaces which are dependent on contents of residual gases of H 2 O and O 2 in a sputter chamber.
  • an interface of TiW(N)-Au (Type I) is preferable for extremely high reliability.
  • an interface of TiW- Au (Type II) is preferable.
  • the latter improves slightly the adhesion property, but has a shorter lifetime due to formation of an intermetallic alloy between the
  • the adhesion strength is dependent on oxygen and nitrogen contents in the TiW(N,O)-film. Au-peeling was mostly caused by a thin TiO 2 - film at the interface which effectively prevented Au penetration through the oxide into the diffusion barrier.
  • the Dening et al. article observed that the adhesion strength between TiW(N,O) and Au was weaker than the interface between TiW and Au. In their paper there is no explanation of the reason.
  • the weaker adhesion might largely depend on a rather high oxygen content ( - 6 % , by AES , Auger Electron spectroscopy) just at the interface and uncontrolled nitrogen content (which might be too high) in the TiW(N,O)-film due to a lift-off technique.
  • TiW-film has an important influence on the etch undercut and the device reliability. Weak adhesion easily creates a small cavity (crevasse) in the contact hole due to temperature mismatching during alloying. As the result, surface diffusions of the Au-atoms into the Si-substrate and the Si-atoms into the Au- conductors will be greatly facilitated.
  • the present invention also offers corrosion resistant metallization schemes for the microdevice interconnections.
  • the present invention relates to semiconductor devices, especially to gold interconnections of silicon based devices.
  • the invention relates to devices for high current and high temperature operations with good reliability and a long lifetime.
  • the invention directly relates to two types of multilayer diffusion barriers between gold and silicon because of the gold- silicon eutectic at ⁇ 370°C.
  • This invention relates to multilayer diffusion barriers with low contact resistance to the silicon substrate and with good adhesion to insulating layers of SiO 2 (inclusively, doped glasses of PSG and BPSG) and Si 3 N 4 and to the gold conductors.
  • This invention also relates to multilayer diffusion barriers which cause smaller undercut in a plasma etch.
  • This invention further relates to a reactive sputter technique which is suitable to obtain most essential properties of a diffusion barrier; for example long-term high temperature stability, good adhesion, less particulation, better step coverage, in contact holes and wide process latitude even with a metal pitch of 1.5 ⁇ m, or smaller.
  • This invention additionally relates to an easily feasible and cost effective metallization process suitable for mass production of fine geometry gold conductors.
  • Figs, la-lg illustrate the fabrication sequences of the microdevice interconnections.
  • Fig. 2 shows a SIMS' analysis of the RF reactively sputtered Type I metallization scheme after annealing at 420°C for 280 hours (in N 2 ).
  • the multilayers are: PtSi(200 A)/TiW(250 A)/TiW(N)(L8 kA)/Au(l kA).
  • Fig. 3 shows a SIMS analysis of the DC-magnetron reactively sputtered diffusion barrier annealed at 420°C for 30 min. (in N 2 ).
  • the multilayers are: PtSi(200 A)/TiW(N)(3 kA)/TiW(l kA)/Au(10 kA).
  • Fig. 4 shows a SIMS analysis of the RF-magnetron reactively sputtered Type ⁇ metallization scheme after annealing at 420°C for 30 min. (in Nz).
  • the multilayers are: PtSi(200 A)/TiW(250 A)/TiW(N)(1.8 kA)/TiW(120 A)/Au(12 kA).
  • Fig. 5 shows a SUMS analysis of the RF reactively sputtered Type II metallization scheme after annealing at 420°C for 90 hours (in N 2 ).
  • the multilayers are: PtSi(200 A)/TiW(250 A)/TiW(N)(l kA)/TiW(250 A)/Au(l kA).
  • the disadvantages of TiW/Au, TiW(N)/Au and TiW(N)/TiW/Au types of metallization schemes for microdevice interconnections are improved with respect to adhesion and high temperature long-term reliability as diffusion barriers.
  • the present invention provides the possibility of reducing the whole metallization system to the range of 1 ⁇ m line width.
  • the present invention has no or insignificant feasibility problems.
  • the present invention is one of the most cost effective metallization processes.
  • the present invention consists of two metallization schemes and an associated process:
  • Type I PtSi(O. l-0.4kA)/TiW(0.2-0.5kA)/TiW(N)(1.0-2.0kA)/Au(0.3- 1.0 kA)/Au(7-15 kA, electroplated);
  • Type H PtSi(0.1-0.4 kA)/TiW(0.2-0.5 kA)/TiW(N)( 1.0-2.0 kA)/TiW(0.1-0.5 kA)/Au(0.3-1.0 kA)/Au(7-15 kA, electroplated).
  • the Type I is considered better for a high vacuum ( ⁇ 10 *7 Torr) condition in a sputter chamber, while the Type ⁇ is better for a moderate or rather poor vacuum (> 10 "7 Torr) system.
  • the N 2 -content in Ar is 5-10 vol% for the reactive sputtering of the TiW(N)-film.
  • a thin layer (100-400 A) of PtSi is formed in the contact holes.
  • the invention includes a deposit a pure Pt-metal (approximately half of the PtSi thickness) by sputtering (preferably in the same sputter machine for the rest of the metals) or evaporating at an oxide-free surface of the Si-substrate.
  • a thin ( ⁇ 20 A) native SiOj-film is sufficient to make the whole silicidation process uncertain with respect to the film thickness.
  • the formation of the PtSi-layer is preferably performed in an inert atmosphere of N 2 by annealing at 600°-620°C for 30 min.
  • the surplus Pt-metal is preferably stripped away in a conventional manner with a mixture of HNO 3 + 3HC1 solution.
  • a mild sputter etch is preferably performed by an RF-sputter technique in order to eliminate some native S - as well as H 2 O at the surfaces of the PtSi and SiO 2 - film, respectively. Without the sputter etch it is very difficult to eliminate water and monolayer of OH-groups which are hydrogen bonded to the SiO_. surface.
  • One of the major reasons for failure to adhere to the SiO 2 surface is the hydrogen bonded surface water and too high residual gas concentrations of H 2 O and O 2 in the sputter chamber.
  • a presputter with the TiW-target is preferably for some minutes (2-5) in order to clean the target surface and to getter the residual gases of H 2 O and O 2 in the sputter chamber.
  • a thin layer (200-500 A) of TiW-film is sputtered and used as a glue layer.
  • the purity and thickness of the TiW-film is important.
  • a high content of oxygen and nitrogen in the film causes a weak adhesion to the SiO 2 - film.
  • a too thick TiW-film is not preferable because there is a tendency to form some suicides by taking the Si-atoms from the PtSi-layer (Figs. 3-5). Without the PtSi-layer the stability of the TiW-film was quite poor. Rather fast diffusion of the Ti- and W-atoms into the Si-substrate was observed.
  • a reactively sputtered TiW(N)-film (1.0-2.0 kA) is obtained by an RF-sputtering technique with a gas mixture of N 2 and Ar.
  • a high RF-power density (> 1.5 W/cm 2 ) is preferable in order to obtain a relatively oxygen free film of TiW(N) which is needed to get good adhesion with the Au-layer in the Type I structure.
  • This RF-reactively sputtered film of TiW(N) functions as a real diffusion barrier.
  • the control of the nitrogen and oxygen (unintentionally included from the residual gases) contents in the film is very important for balancing the properties of diffusion barrier, adhesion, sheet resistance and stress.
  • the higher concentrations of nitrogen and oxygen in the TiW(N)-film are, the better diffusion barriers will be.
  • such films have too weak adhesion to the Au-layer and have too high resistivity.
  • the resistivity of the TiW(N)-film is typically more than three times of a rather pure TiW-film.
  • the effect of adhesion loss is dramatically due to the oxide formation of TiO 2 at the surface of the TiW(N)-film.
  • the choice of an adequate sputter technique has also an important effect on the quality of the TiW(N) film.
  • the present invention reveals some essential differences of the TiW(N) films obtained by an RF- and magnetron associated (DC-magnetron and RF-magnetron) sputter techniques.
  • the superiority of the RF-sputtered TiN(N)-film annealed at 420°C for 280 hours (in Nj) is demonstrated in a SIMS analysis (Fig. 2).
  • the SIMS analysis also indicates a good adhesion between Au and TiW(N)-layers.
  • the SIMS analyses of the DC-magnetron sputtered and RF-magnetron sputtered diffusion barriers annealed at 420°C for 30 min (in Nj) are shown in Figs. 3 and 4, respectively.
  • Both DC-magnetron and RF-magnetron sputtering techniques produce quite unstable diffusion barriers.
  • These magnetron associated reactive sputtering techniques cause uneven chemical reactions of nitrogen against the wafers and TiW-target (cathode) because the magnetrons generate a very intense plasma just underneath the magnetrons. The serious consequence is uneven nitridation of the TiW(N)-film at the wafers.
  • the present invention reveals the importance of a proper thickness of a pure TiW-layer under the Au-layer in the Type ⁇ metallization scheme in case this glue layer is necessary.
  • the instability of a relatively pure TiW-film as a diffusion barrier between Si and Au has been reported (in the Nowicki et al. article).
  • a new breakdown mechanism was explained by the role of Au-Ti intermetallic alloy.
  • the glue layer of TiW loses stability at a high temperature ( ⁇ 400°C) and starts to form the Au-Ti intermetallic alloy after the Ti-metal's upwards diffusion into the Au-layer (Figs. 3 and 5).
  • the amount of the Au-Ti intermetallic alloy decides the level of tensile stress on the diffusion barrier at high temperatures.
  • the tensile stress on the diffusion barrier facilitates the Au-diffusion into the bulk-Si and Si-diffusion into the Au- layer.
  • a thin layer (0.3-1.0 kA) of Au is sputtered in situ (without breaking the vacuum) at a high sputter rate in order to obtain a pure Au-film and to enhance adhesion to the underlying layer.
  • a short (0.5-1 min) presputter with the Au-target Before sputtering of the thin Au-layer it is preferable to perform a short (0.5-1 min) presputter with the Au-target.
  • the thin Au-layer works as a protection film against oxidation and chemical attack to the TiW- and TiW(N)-films. It also works as a conducting and initiating film for even electroplating of the Au- conductors (7-15 kA).
  • Fig. 5 shows a SIMS analysis of the Type ⁇ diffusion barrier after annealing at 420 °C for 90 hours (in N 2 ). Upward diffusion of the Ti-metal and downward diffusion of the Ti-, W- and Pt-metals into the bulk-Si are clear.
  • the PtSi-layer is dissolved after competing with the Ti- and W- atoms for Si-atoms.
  • the mechanism of the Ti-, W- and Pt-atoms' movements into the bulk-Si looks like a formation of suicides.
  • the Type ⁇ barrier easily fulfills requirements of high temperature and high current operations.
  • Fig. la illustrates a Si-substrate 1 which normally is covered with an insulating layer of SiOz or layers of Si 3 N 4 /SiO 2 or SiO 2 /Si 3 N 4 /SiO 2 films 2.
  • the insulator film 2 is opened by a plasma or wet or a combination of wet/dry (plasma) etch in order to form contact holes. Slightly sloped contact holes may be preferable for a better step coverage of the diffusion barrier (see below).
  • Some dopants n- and p-types
  • a thin Pt-film (100-200 A) may be sputtered or evaporated after deoxidation of a thin SiC ⁇ -film formed in the contact holes.
  • the deoxidation is performed by immersing the Si-substrates 1 in a diluted (1- 2%) HF-water solution.
  • a PtSi-layer 3 is formed by annealing at 600-620°C for 30 min. in an inert atmosphere of N 2 . An eventual excess Pt-metal is stripped away in a regal solution (HNO 3 +3HCl).
  • Fig. lb and Fig. lc illustrate the present invention of the Type I and Type ⁇ metallization schemes, respectively.
  • a thin layer of a TiW-film (200-500 A) 4 is sputtered after a careful pump-down and a mild sputter etch with an RF-sputtering mode.
  • This TiW-layer 4 works as a glue layer to the insulating film(s) 2.
  • the adhesion strength is dependent of the purity of the TiW-layer 4 which is in turn determined by the residual gas level of H 2 O and O 2 in the sputter chamber, sputtering rate and hydrogen bonded water to the surface of SiO 2 2.
  • a vacuum level better than 10 *7 Torr and a high sputtering rate are preferable in order to minirnize an oxygen content in the TiW-film 4.
  • it is difficult to obtain an optimum adhesion because a monolayer of H 2 O is chemically (hydrogen-bond) bonded to the SiO 2 surface 2.
  • the mild sputter etch also enhances the adhesion by physically roughening the surfaces 2 and 3. It is also very important to take a precaution not to damage the PtSi-layer 3 too much. A thickness loss of ⁇ 50 A seems to be acceptable for most cases.
  • a presputter of the TiW-target (cathode) for 2-5 minutes is preferable in order to getter the residual gases of H 2 O and O 2 in the chamber and to clean the target.
  • Strong adhesion between the insulating film(s) 2 and the TiW glue layer 4 has an essential meaning in order to minimize an etch and to prevent surface diffusion of Au 9 into the silicon substrate 1 because the stress caused by temperature mismatch can form a cavity between the contact hole and the TiW-layer 4.
  • the real diffusion barrier of the TiW(N)-film (1.0-2.0 A) 5 is sequentially sputtered by an RF-reactive sputtering technique.
  • An RF-power density more than 1.5 W/cm 2 and a N 2 concentration of 5-10 vol% in the Ar- gas flow are preferable.
  • a gas pressure of 10 mTorr is a compromise for step coverage, stress and sputter rate. The step coverage is dependent of the contact hole's aspect ratio, side angle of contact holes, sputter parameters (especially pressure) and the sputtering technique.
  • a thin glue layer (100-500 A) of TiW 6 is sputtered after a careful purging of the N 2 - gas in the chamber and a presputter of the TiW-target for 2-5 minutes because the target surface is nitrided during sputtering of the TiW(N)-film.
  • Sputtering of the Au-film 7 is identical with the Type I.
  • Fig. Id illustrates a (reentrant) photoresist pattern 8 over the Au- film 7.
  • the photoresist pattern for Au-electroplating can be obtained- by a conventional optical lithography process. It is preferable to create a reentrant (angle > 90°) or vertical photoresist profile 8 in order to get a better step coverage of a final passivation film 10 over the plated Au 9.
  • the Au plating bath is not based on an AuCN complex which causes resist loss etc., but on a NaAuSO 3 complex.
  • the latter plating bath with a proper pH- value (7.2-9.5) is quite gentle against the photoresist patterns.
  • the bath also contains a leveller of which planarization effect is shown in the Au-profile 9.
  • An Au-thickness of 0.7-1.5 ⁇ m is sufficient for the most IC-applications. However, the Au-thickness can be easily increased to the range of Au-bumps ( — 25 ⁇ m) for TAB (tape automated bonding) applications with a thicker resist.
  • the photoresist 8 is stripped in acetone, and the wafers are rinsed in propanol and Dl-water (deionized) in sequence. After the photoresist stripping an O 2 -plasma descum should be performed again in order to obtain a clean Au-surface before a wet etch of the thin Au-film 7.
  • Fig. If illustrates the profiles of the plated Au-conductor 9 and the wet etched thin film of Au 7 and the plasma etched glue layer of TiW 6 (only for the Type H) and the diffusion barrier layer of TiW(N) 5 and bottom glue layer of TiW 4.
  • the plasma etch of the layers 6, 5 and 4 can be performed by using SF 6 -gas in a plasma mode (RF-anode coupling) or RIE (reactive ion etch, RF-cathode coupling) mode dry etcher. It is preferable to apply an REE mode dry etcher in order to minimize the etch undercuts. It is not advisable to apply a wet etch for the layers 6, 5 and 4 by a H 2 O 2 -solution.
  • the wet etch causes the undercuts and is too slow against the TiW(N)-layer 5.
  • an annealing is performed at 420 °C for 30 min. in a N 2 -atmosphere in order to get better ohmic contact and to enhance some intermixing of the metals for better adhesion.
  • Fig. lg illustrates the final profiles of the Au-conductor 9 and a PESiN x (plasma enhanced silicon nitride, 4-8 kA) passivation film 10.
  • the passivation film 10 protects the Au-conductor 9 against both mechanical and chemical (corrosion) damages.
  • This interconnection scheme is practically corrosion free without a passivation film because annealing in the N 2 - atmosphere and an air exposure form thin protection films of TiN and Ti . at all exposed surfaces of the TiW and TiW(N)-films 6, 5 and 4.
  • the choice of the PESiN x -film also depends on its better thermal conductivity than SiO 2 . For high power transistors, effective heat spreading is a very important property for reliability.
  • the bondpads opening in the PESiN x -film 10 is performed by a conventional plasma etch by an etch gas of NF 3 or a mixture of CF 4 + O 2 (— 10 vol%) after a noncritical lithography step. After the bondpads opening the photoresist is stripped in acetone or some other solvents.
  • Fig. 2 shows a SIMS analysis of the RF-reactively sputtered diffusion barrier after annealing at 420°C for 280 hours in N 2 .
  • the multilayers of a Type I metallization scheme are:
  • the diffusion barrier is still very stable after a severe thermal stress test, and adhesion between Au- and TiW(N)-layers is good because Au- downwards diffusion into the TiW(N)-layer is clearly seen.
  • the ohmic contact between the TiW- and PtSi-layers is also good.
  • the PtSi-layer is also intact because the upper-signal positions of the Si- and Pt-ions are clearly superimposed.
  • the N 2 -content in Ar-gas is 10 vol% for the TiW(N)-film sputtering.
  • Fig. 3 shows a SIMS analysis of the DC magnetron reactively sputtered diffusion barrier annealed at 420°C for 30 min. in N 2 .
  • the multilayers of the metallization scheme are:
  • the diffusion barrier is relatively very unstable. Upward diffusion of the Ti- and Si-atoms into the Au-layer as well as downward diffusion of the Ti-, W-, Au- and Pt-atoms into the bulk-Si are very clear.
  • Dissociation of the PtSi-layer is also clear.
  • the N 2 -content in Ar gas is 30 vol% .
  • the instability of the diffusion barrier is an improper reactive sputter technique for the TiW(N)-film and too thick glue layer (1 kA) which causes the formation of an Au-Ti intermetallic alloy.
  • Fig. 4 shows a SIMS analysis of the RF-magnetron reactively sputtered diffusion barrier annealed at 420°C for 30 min. in N 2 .
  • the multilayers of the metallization scheme are: PtSi(200 A)/TiW(250 A)/TiW(N)(1.8 kA)/TiW(120 A)/Au(12 kA).
  • the diffusion barrier is relatively unstable. Upward diffusion of the Si-atoms into the Au-layer as well as downward diffusion of the Ti-, W-, Au- and Pt-atoms into the bulk-Si is very clear. However, the upwards - diffusion of the Ti-atoms observed in Fig. 3 is not visible in this case.
  • Fig. 5 shows a SIMS analysis of the RF-reactively sputtered diffusion barrier annealed at 420°C for 90 hours in N 2 .
  • the multilayers of a Type II metallization scheme are:
  • the diffusion barrier becomes instable after a severe thermal stress test. Upwards-diffusion of the Ti- and W-atoms as well as downwards— diffusion of the Ti-, W- and Pt-atoms are clear. Decomposition of the PtSi- layer has started, but is not severe. Formation of an Au-Ti intermetallic alloy is visible in the microscope (SEM). However, the diffusion barrier is quite stable for a thermal stress up to 40 hours at 420°C without any yield loss of HF power transistors even though thickness of the TiW(N)-film is only 1 kA.
  • the stability of the RF-reactively sputtered TiW(N) film as a diffusion barrier is much superior to the barriers obtained by magnetron associated reactive sputtering (DC-magnetron and RF-magnetron).
  • the superiority is demonstrated by SIMS (secondary ions mass spectrometer), SEM (scanning electron microscope) analyses and the lifetime of HF power transistors.
  • the metallization schemes of the Type I and ⁇ are superior to some known schemes of Si/TiW(N)/TiW/Au, Si/TiW/TiW(N)/TiW/Au 0 r Si TiW/TiW(N)/Au with respect to long-term reliability and contact resistance.
  • the Type I is preferable when a good vacuum ( ⁇ 10" 7 Torr) is obtainable in the sputter chamber.
  • the Type I is superior to the Type 13 with respect to the long-term high temperature stability, process simplicity and process latitude by less etch undercut.
  • the Type II avoids Au-peeling when the contents of residual gases of H 2 O and O 2 in the sputter chamber is rather high due to a poor pumping system.
  • the thin TiW layer between the TiW(N) and Au layers in the Type II enhances the adhesion by Au-interdiffusion.
  • the pure TiW- film underneath the thick Au-layer causes the formation of an Au-Ti intermetallic alloy which initiates the breakdowns of the Type II.
  • the Type I and Type ⁇ withstand at least a thermal stress of 420°C/280 hours and 420°C/40 hours, respectively, without any loss of yield of HF power transistors. Even the shortest lifetime of the Type ⁇ corresponds to more than 200 years operation with a device temperature at 130°C.
  • the feasibility and cost efficiency of the metallization process are excellent by applying well established techniques of sputtering, gold electroplating and plasma etching.

Abstract

Two metallization schemes of PtSi/TiW/TiW(N)/Au (Type I) and PtSi/TiW/TiW(N)/TiW/Au (Type II) and associated process are described for microcircuit interconnections. The metallization schemes and process are capable of IC-interconnections with a metal-pitch as small as 1.5 νm, or even smaller. The metallization schemes are reliable for continuous high temperature and high current operations.

Description

ELECTROMIGRATION RESISTANT METALLIZAΗON STRUCTURES
FOR MICROCIRCUIT INTERCONNECTIONS WITH RF-REACπVELY SPUTTERED TITANIUM TUNGSTEN AND GOLD
BACKGROUND OF THE INVENTION
1) Field of the Invention.
The present invention relates, in general, to metallization schemes for microcircuit interconnections of electronic devices and, more particularly, to PtSi/TiW/TiW(N)/Au (Type I) and PtSi/TiW/TiW(N)/TiW/Au (Type 33) gold interconnections of semiconductor devices and associated processes of metallization.
2) Discussion of Related Art.
In general, high performance and a higher degree of integration of semiconductor devices require reduction of overall dimensions, including the dimensions of metal leaders and contact hole diameters (including via diameters). This reduction in dimensions causes increases in chip operating temperatures and current densities in the metal stripes and interfaces between silicon and the metal conductors in the contact holes.
At the same time, a decrease in contact hole diameter consequently increases its aspect ratio (i.e., step height/diameter), and hence worsens the step coverage of the metals. A smaller step coverage in the contact holes causes further increases of the current density in the contact holes.
High power transistors, in particular, generate large currents and develop heat. The high current density and high temperature operations of the devices result in rather fast degradation of an aluminum alloy (commonly including copper and silicon) based interconnections due to an electromigration effect. The electromigration, caused by momentum transfer of electrons, causes formation of voids and an interruption in the metal conductors. Gold is a good conductor and is more than seven times larger in atomic weight than aluminum. Gold based interconnections are very resistant to the electromigration effect. However, because of the Au-Si eutectic
(~370°C), diffusion barriers are needed which should possess some essential properties, such as: long-term high temperature stability, good electromigration resistance with a high current density, good adhesion to both insulating films and gold conductor, a good conductor, low contact resistance to doped (n+ and p+) silicon, good step coverage in contact holes, non-particulation, and a wide process latitude even for small dimensions (~ lμm).
Gold based interconnections can usually be formed in two ways.
First, a lift-off technique based on evaporation of diffusion barriers and gold can be used, e.g., a lift-off of Ti/Pt/Au metals. Second, a sputtering technique combined with plasma etched gold or electroplated gold conductors can be used.
One of the major advantages of the lift-off technique is that it rather easy to form metal-pitches below 2 μm. A successful lift-off technique requires an electron-beam evaporator with a large distance between metal sources and wafers. For instance, for 6" diameter wafers the distance must be larger than 145 cm in order to obtain an incident angle deviation of the evaporated metals less than 3 degrees from the normal to the wafer surface.
Consequently, the size of the evaporator will be huge and the waste of precious metals will be very large. Furthermore, a requirement on the photoresist profile is quite high: a thick ( > 2.5μm) and reentrant profile having negatively sloped sidewalls (>90°) as shown in Figure lc. The technique yields very low step coverage and consistently proves very sensitive to particles with respect to the reliability of the diffusion barriers.
The sputtering and electroplating techniques combined with plasma etching is easily feasible with common equipment and have no difficulty with a large wafer diameter (> 6") in contrast to a lift-off technique. However, a drawback with this technique is the difficulty in shrinking a metal- pitch below 4 μm due to some serious process barriers, such as: photoresist loss in an electroplating bath, geometry dependence of plating speed and difficulty in plating fine lines together with large size geometry, too rough Au-conductor surfaces after a wet-etch of the sputtered Au-film used for electroplating and protection of diffusion barriers, and etch undercuts at the diffusion barriers. Even by a plasma etch technique it is difficult to eliminate some undercuts because the plated gold layer must act as an etch mask instead of a photoresist.
Gold is much softer than diffusion barriers, and hence it is difficult to apply a strong physical sputtering effect in a plasma etch process. At the same time the gold etch mask can not offer any side passivation with organic polymers like a photoresist etch mask. Therefore it is very important to suppress the etch undercut for the microcircuit interconnections.
In the past titanium-tungsten or/and nitrided titanium-tungsten, herein denoted as TiW and TiW(N) (which do not stand for a stoichiometric composition but for a "pseudo-alloy" of TixW,.x obtained from a cathode composition of X = O.30 (corresponding to Ti = 10 wt%)), have been utilized. The actual composition of the sputtered TiW- and TiW(N)-films varies by sputtering parameters, and accordingly varies the film properties as a diffusion barrier and adhesion layers, etc. Previously, the diffusion barriers of TiW and TiW(N) have been used in the metallization systems of Si/TiW/Al or PtSi/TiW/Al as IC~ interconnections or Al(bondpad)/TiW(N)-TiW/Au (wire or bump) for packages.
J.A. Cunningham et al., "Corrosion Resistance of Several
Integrated-Circuit Metallization Systems," IEEE Transactions on Reliability. Vol. R-19, No. 4, November 1970, pp.182-187, discusses a metallization system of Al(bondpad)/TiW/Au(wire), and R.S. Nowicki et al. , "Studies of the TiW/Au metallization on Aluminum," Thin Solid Films. 53 (1978), pp. 195- 205, discusses a metallization system of Al(bondpad)/TiW(N)/Au. The Nowicki et al. article includes observations about extensive intermixing of TiW and Au at 300 °C for 6 minutes when the TiW-film was relatively pure. They also observed that a reactively sputtered film of TiW(N,O) improved the diffusion barrier property by orders of magnitude. Nitrogen and oxygen contents in the TiW(N,O)-film was —42 and ~ 8 at. % (atomic percent), respectively. The oxygen atoms in the TiW(N,O)-film were unintentionally involved from residual gases in the sputter chamber. The TiW(N,O)-film even had minimal intrinsic stress, otherwise a TiW(O)-film with O — 4 at. % had tensile stress.
Two patents to R.K. Sharma et al. disclose the use of a double- layer diffusion barrier of TiW(N)/TiW in a metallization system of Al(bondpad)/TiW(N)(1.5-3.0kA)/TiW(0.5-1.0kA)/Au(2-7 kA) for TAB (tape automated bonding) or wire bonding applications. See U.S. Patent Nos. 4,880,708 and 4,927,505 dated Nov. 14, 1989 and May 22, 1990, respectively. Preferable thickness intervals are given in the parentheses. The TiW(N) film was obtained by sputtering with a gas mixture consisting of at least 30 vol% N2 in Ar. There is no information about the sputter technique.
The major reason to include Ti into W is to improve the adhesion property to SiO»-layer because strong Ti-O bonds could be expected at the interface. The maximum solubility of Ti into W is only about 10 at. % at 600°C. Any excess Ti will be microscopically distributed in a "pseudo-alloy" of TiW, and even located at grain boundaries and surfaces. The substantial improvement of the diffusion barrier property could be achieved by oxidation or/and nitridation of the Ti-atoms during sputtering of TiW-cathode (target). The formation of stable TiO2 and TiN at grain boundary particularly seems to effectively slow down important grain boundary diffusion. However, one of major drawbacks of the oxidation and nitridation of the Ti-atoms is the loss or reduction in the ability of forming Ti-O bonds at the interface between SiO2 and TiW.
For the package applications, Cunningham et al. and Nowicki et al. have been successful in using TiW(N) directly on top of Al-bondpads because of good adhesion between Al and W which can form intermetallic alloys with each other. Furthermore, one could easily apply strong sputter etch on the Al-surface in order to eliminate Al2O3 and on the passivation film. The strong sputter etch could roughen the surfaces, and hence could enhance adhesion. In any way, some lateral dimension losses of a few micrometers in an etch due to weak adhesion between TiW(N) and the passivation film of SiO2 (PSG, BPSG glasses) or Si3N4 can not influence reliability because usually the diffusion barrier covers nearly 10 μm over the passivation film.
However, the situation is quite different in the microcircuit interconnections where a metal-pitch can be as small as 1.5 μm. The adhesion strength between a SiO2-layer with contact holes (< 1 μm) and a diffusion barrier has a decisive influence on the size of the etch undercut and reliability. In this case the coverage of the diffusion barrier over the contact hole edge (Fig. le) may be a few tenths of a micron where one-tenth micron is very important. The application of a sputter etch is very limited due to very shallow depths of junctions for HF (high frequency) power transistors and high speed devices in general.
Dening et al., "Reliability of High Temperature ΫL Integrated Circuits," IEEE/International Reliability Physics Symposium Proc.. 1984, pp.30-36, discusses a metallization system of PtSi/TiW(250 A)/TiW(N)(2 kA)/TiW(250 A)/Au(5 kA)/TiW(500 A) for IC-interconnection. The article mentions a lift-off technique applied to 3" wafers. There are no details about the lift-off technique in the paper. However, there are some serious feasibility problems in IC-production. For instance, it is very difficult to use a photoresist or some polymer patterns for the lift-off due to too large heat development associated with evaporation and condensation of the W-metal (boiling point = 5660°C) because the pattern will be deformed by heat and stress. Furthermore, even with 3" wafers the stress level was so high that Au-conductors formed hillocks and voids. The high stress level also will limit to increase the wafer size. An input of N2-gas during the evaporation of the Ti- and W- metals will cause difficulty to lift-off the metals due to step coverage generated by collisions with the N2-molecules. Most of all, it is almost impossible to reproduce the film quality because during the reactive evaporation the melted Ti- and W-metals in the crucibles will react with the N2-gas.
According to the present inventor's experience as well as that reported in the Dening et al. article, the adhesion strength between SiO2 and
TiW(N) was not sufficiently strong to withstand the stress caused by thermal mismatching because the deposition temperature of TiW(N) may be in a range of 100-350°C and a difference of TCE (thermal coefficient of expansion) can be 4-8 ppm/°C. This weak adhesion caused unacceptably large etch undercuts and oftentimes left a small cavity at a sidewall of the contact holes. The formation of the cavity seriously caused reliability problem because Au- diffusion into the bulk-Si as well as Si-diffusion into the Au-layer was observed after annealing at 420°C for 30 min. The mechanism seems to be surface diffusion. K.A. Lorenzen et al., in U.S. Patent No. 5,173,449 dated Dec.
22, 1992 entitled "Metallization Process", disclose a metallization process for a scheme of TiW(0.2-0.8 kA)/TiW(N)(2-5 kA)/TiW(0.2-0.8 kA)/Au(5-20 kA)/TiW(l-4 kA, as an etch mask for Au-patterning and being etched away later) for applications of microdevice interconnections. Major process steps are based on sputtering and plasma etching techniques. However, the process latitude (feasibility) for patterning the fine line Au-conductors (1-1.25 μm width or less) seems to be low because the plasma etching of a thick Au-layer is based on pure physical sputtering by argon and oxygen gases. Consequently, an HNO3-boil is recommended after the Au-etch in order to clean the etch residues of Au, Ti and W-metals. However, the nitric acid boil can easily attack the TiW-layer unless the TiW-surface had already been oxidized.
The oxidation of the TiW-surface at the same time causes an oxidation of the etch residues of Ti- and W-metals from the eroded etch mask.
Consequently, the cleaning procedure is ineffective and risky. The oxidation step can potentially cause an adhesion failure between the Au- and TiW-layers, especially with fine line Au-conductors.
Lorenzen et al. in U.S. Patent No. 5,173,449 describe in detail the parameter settings of a sputter system (MRC-603, Material Research Corp., N.Y.), especially about N2-gas purge procedure after a reactive sputtering of the TiW(N)-film. However, there is no description about the applied sputter technique which is of decisive importance for the reactive sputtering of the TiW(N)-film. They use a N2/Ar-gas mixture of which the N2-concentration is in the range of 14-38 vol%. The metallization scheme proposed by the Lorenzen et al. patent is not optimum with respect to contact resistance and high temperature stability because bottom layer of TiW has direct contact with the Si substrate.
SUMMARY OF THE INVENTION
The present invention provides a good ohmic contact and stability by forming a thin layer of PtSi in contacts. It is well known that PtSi and PtSi2 reduce contact resistance. However, it was not known that the PtSi-layer could act as a stabilizer of a TiW based diffusion barrier. The stabilizing mechanism was either a thermodynamic or mechanical character like a stress buffer, and the exact mechanism is not established yet. It is also well known that TiW-film is quite stress sensitive and intrinsic stress is tensile. A direct contact between a TiW-film and bulk-Si (p+ and n+ doped) was not stable at a high temperature (420°C).
The present invention provides a very stable diffusion barrier by using a nitrided TiW, TiW(N), obtained by an RF-reactive sputtering technique. A comparative study of the diffusion barriers sputtered by different techniques was performed by SIMS (secondary ions mass spectrometer) and SEM
(scanning electron microscope). The stability of the TiW(N)-films obtained by
DC-magnetron and RF-magnetron sputtering is much inferior to the RF- sputtered films (Figs. 2 and 5). Superiority of the RF-reactive sputtering has also improved adhesion strength and step coverage as well as reduced particle generation.
Currently the DC-magnetron sputtering technique is exclusively used in IC- metallization because of a higher sputter rate.
The present invention provides good adhesion between SiO2 and TiW layers and between the diffusion barrier and a Au-layer. The invention offers two kinds of interfaces which are dependent on contents of residual gases of H2O and O2 in a sputter chamber. For a high vacuum better than 10"7 Torr, an interface of TiW(N)-Au (Type I) is preferable for extremely high reliability.
However, for a moderate or rather poor vacuum condition, an interface of TiW- Au (Type II) is preferable. The latter improves slightly the adhesion property, but has a shorter lifetime due to formation of an intermetallic alloy between the
Au- and Ti-metals.
The adhesion strength is dependent on oxygen and nitrogen contents in the TiW(N,O)-film. Au-peeling was mostly caused by a thin TiO2- film at the interface which effectively prevented Au penetration through the oxide into the diffusion barrier. The Dening et al. article observed that the adhesion strength between TiW(N,O) and Au was weaker than the interface between TiW and Au. In their paper there is no explanation of the reason.
However, the weaker adhesion might largely depend on a rather high oxygen content ( - 6 % , by AES , Auger Electron spectroscopy) just at the interface and uncontrolled nitrogen content (which might be too high) in the TiW(N,O)-film due to a lift-off technique.
The adhesion strength between SiO2 and bottom glue layer of
TiW-film has an important influence on the etch undercut and the device reliability. Weak adhesion easily creates a small cavity (crevasse) in the contact hole due to temperature mismatching during alloying. As the result, surface diffusions of the Au-atoms into the Si-substrate and the Si-atoms into the Au- conductors will be greatly facilitated.
The present invention also offers corrosion resistant metallization schemes for the microdevice interconnections.
Thus, the present invention relates to semiconductor devices, especially to gold interconnections of silicon based devices. The invention relates to devices for high current and high temperature operations with good reliability and a long lifetime. The invention directly relates to two types of multilayer diffusion barriers between gold and silicon because of the gold- silicon eutectic at ~370°C.
This invention relates to multilayer diffusion barriers with low contact resistance to the silicon substrate and with good adhesion to insulating layers of SiO2 (inclusively, doped glasses of PSG and BPSG) and Si3N4 and to the gold conductors.
This invention also relates to multilayer diffusion barriers which cause smaller undercut in a plasma etch.
This invention further relates to a reactive sputter technique which is suitable to obtain most essential properties of a diffusion barrier; for example long-term high temperature stability, good adhesion, less particulation, better step coverage, in contact holes and wide process latitude even with a metal pitch of 1.5 μm, or smaller.
This invention additionally relates to an easily feasible and cost effective metallization process suitable for mass production of fine geometry gold conductors.
BRIEF DESCRIPTION OF DRAWINGS The present invention will now be described by reference to the following drawings.
Figs, la-lg illustrate the fabrication sequences of the microdevice interconnections.
Fig. 2 shows a SIMS' analysis of the RF reactively sputtered Type I metallization scheme after annealing at 420°C for 280 hours (in N2). The multilayers are: PtSi(200 A)/TiW(250 A)/TiW(N)(L8 kA)/Au(l kA). Fig. 3 shows a SIMS analysis of the DC-magnetron reactively sputtered diffusion barrier annealed at 420°C for 30 min. (in N2). The multilayers are: PtSi(200 A)/TiW(N)(3 kA)/TiW(l kA)/Au(10 kA).
Fig. 4 shows a SIMS analysis of the RF-magnetron reactively sputtered Type π metallization scheme after annealing at 420°C for 30 min. (in Nz). The multilayers are: PtSi(200 A)/TiW(250 A)/TiW(N)(1.8 kA)/TiW(120 A)/Au(12 kA).
Fig. 5 shows a SUMS analysis of the RF reactively sputtered Type II metallization scheme after annealing at 420°C for 90 hours (in N2). The multilayers are: PtSi(200 A)/TiW(250 A)/TiW(N)(l kA)/TiW(250 A)/Au(l kA).
DETAILED DESCRIPTION OF THE INVENTION Two metallization schemes of PtSi/TiW/TiW(N)/Au (Type I) and PtSi/TiW/TiW(N)/TiW/Au (Type II) and associated process are described for microcircuit interconnections. The metallization schemes and process are capable of IC-interconnections with a metal-pitch as small as 1.5 μm, or even smaller. The metallization schemes are reliable for continuous high temperature and high current operations.
In accordance with the present invention, the disadvantages of TiW/Au, TiW(N)/Au and TiW(N)/TiW/Au types of metallization schemes for microdevice interconnections are improved with respect to adhesion and high temperature long-term reliability as diffusion barriers. The present invention provides the possibility of reducing the whole metallization system to the range of 1 μm line width. The present invention has no or insignificant feasibility problems. At the same time, the present invention is one of the most cost effective metallization processes.
The present invention consists of two metallization schemes and an associated process:
Type I: PtSi(O. l-0.4kA)/TiW(0.2-0.5kA)/TiW(N)(1.0-2.0kA)/Au(0.3- 1.0 kA)/Au(7-15 kA, electroplated);
Type H: PtSi(0.1-0.4 kA)/TiW(0.2-0.5 kA)/TiW(N)( 1.0-2.0 kA)/TiW(0.1-0.5 kA)/Au(0.3-1.0 kA)/Au(7-15 kA, electroplated). The Type I is considered better for a high vacuum ( < 10*7 Torr) condition in a sputter chamber, while the Type π is better for a moderate or rather poor vacuum (> 10"7 Torr) system. For both cases the N2-content in Ar is 5-10 vol% for the reactive sputtering of the TiW(N)-film. For the better ohmic contact and stability of the multilayers of adhesion and diffusion barrier, a thin layer (100-400 A) of PtSi is formed in the contact holes. The invention includes a deposit a pure Pt-metal (approximately half of the PtSi thickness) by sputtering (preferably in the same sputter machine for the rest of the metals) or evaporating at an oxide-free surface of the Si-substrate. A thin (< 20 A) native SiOj-film is sufficient to make the whole silicidation process uncertain with respect to the film thickness. The formation of the PtSi-layer is preferably performed in an inert atmosphere of N2 by annealing at 600°-620°C for 30 min. The surplus Pt-metal is preferably stripped away in a conventional manner with a mixture of HNO3 + 3HC1 solution.
Before the sputtering of the first glue layer of TiW-film, a mild sputter etch is preferably performed by an RF-sputter technique in order to eliminate some native S - as well as H2O at the surfaces of the PtSi and SiO2- film, respectively. Without the sputter etch it is very difficult to eliminate water and monolayer of OH-groups which are hydrogen bonded to the SiO_. surface. One of the major reasons for failure to adhere to the SiO2 surface is the hydrogen bonded surface water and too high residual gas concentrations of H2O and O2 in the sputter chamber. A presputter with the TiW-target is preferably for some minutes (2-5) in order to clean the target surface and to getter the residual gases of H2O and O2 in the sputter chamber.
A thin layer (200-500 A) of TiW-film is sputtered and used as a glue layer. The purity and thickness of the TiW-film is important. A high content of oxygen and nitrogen in the film causes a weak adhesion to the SiO2- film. A too thick TiW-film is not preferable because there is a tendency to form some suicides by taking the Si-atoms from the PtSi-layer (Figs. 3-5). Without the PtSi-layer the stability of the TiW-film was quite poor. Rather fast diffusion of the Ti- and W-atoms into the Si-substrate was observed.
A reactively sputtered TiW(N)-film (1.0-2.0 kA) is obtained by an RF-sputtering technique with a gas mixture of N2 and Ar. The mixing ratio (N2 _concentration in Ar = 5-10 vol%) is dependent on an RF-power density (W/cm2), pressure (10-15 mTorr), N2-gas flow rate and wafer temperature which determine the chemical reaction rate of nitrogen with the Ti-and W- atoms.
A high RF-power density (> 1.5 W/cm2) is preferable in order to obtain a relatively oxygen free film of TiW(N) which is needed to get good adhesion with the Au-layer in the Type I structure. This RF-reactively sputtered film of TiW(N) functions as a real diffusion barrier. The control of the nitrogen and oxygen (unintentionally included from the residual gases) contents in the film is very important for balancing the properties of diffusion barrier, adhesion, sheet resistance and stress. The higher concentrations of nitrogen and oxygen in the TiW(N)-film are, the better diffusion barriers will be. However, such films have too weak adhesion to the Au-layer and have too high resistivity. The resistivity of the TiW(N)-film is typically more than three times of a rather pure TiW-film. As mentioned herein elsewhere, the effect of adhesion loss is dramatically due to the oxide formation of TiO2 at the surface of the TiW(N)-film. The choice of an adequate sputter technique has also an important effect on the quality of the TiW(N) film. The present invention reveals some essential differences of the TiW(N) films obtained by an RF- and magnetron associated (DC-magnetron and RF-magnetron) sputter techniques. The superiority of the RF-sputtered TiN(N)-film annealed at 420°C for 280 hours (in Nj) is demonstrated in a SIMS analysis (Fig. 2). The SIMS analysis also indicates a good adhesion between Au and TiW(N)-layers. The SIMS analyses of the DC-magnetron sputtered and RF-magnetron sputtered diffusion barriers annealed at 420°C for 30 min (in Nj) are shown in Figs. 3 and 4, respectively. Both DC-magnetron and RF-magnetron sputtering techniques produce quite unstable diffusion barriers. These magnetron associated reactive sputtering techniques cause uneven chemical reactions of nitrogen against the wafers and TiW-target (cathode) because the magnetrons generate a very intense plasma just underneath the magnetrons. The serious consequence is uneven nitridation of the TiW(N)-film at the wafers. This intense and uneven nitridation of the target causes particles. Apparently nobody has hitherto clearly pointed out these kinds of negative effects of the magnetron associated reactive sputtering of the TiW(N)-film. However, a well known negative effect of less step coverage due to formation of cavities in the target underneath the magnetrons can be improved by a latest technique of rotating or scanning magnetrons. However, the uneven nitridation can not completely be avoided even by the advanced techniques.
The present invention reveals the importance of a proper thickness of a pure TiW-layer under the Au-layer in the Type π metallization scheme in case this glue layer is necessary. The instability of a relatively pure TiW-film as a diffusion barrier between Si and Au has been reported (in the Nowicki et al. article). A new breakdown mechanism was explained by the role of Au-Ti intermetallic alloy. The glue layer of TiW loses stability at a high temperature (~400°C) and starts to form the Au-Ti intermetallic alloy after the Ti-metal's upwards diffusion into the Au-layer (Figs. 3 and 5). The amount of the Au-Ti intermetallic alloy decides the level of tensile stress on the diffusion barrier at high temperatures. The tensile stress on the diffusion barrier facilitates the Au-diffusion into the bulk-Si and Si-diffusion into the Au- layer.
This is one of the major breakdown mechanisms of the Type π barrier. Therefore it is important to choose a thin layer of TiW (e.g., 100-500 A). After the deposition of the TiW(N)-film, it is important to eliminate nitrogen sources both from the sputter chamber and the TiW-target (cathode) surface by performing, e.g., a careful purge in the chamber and a presputter for some (2-5) minutes with the TiW-target before sputtering of the glue TiW-layer in the Type II scheme because the target surface is nitrided during sputtering of the TiW(N)-film.
After depositions of the TiW(N) for the Type I or the last glue layer of TiW-film for the Type π, a thin layer (0.3-1.0 kA) of Au is sputtered in situ (without breaking the vacuum) at a high sputter rate in order to obtain a pure Au-film and to enhance adhesion to the underlying layer. Before sputtering of the thin Au-layer it is preferable to perform a short (0.5-1 min) presputter with the Au-target. The thin Au-layer works as a protection film against oxidation and chemical attack to the TiW- and TiW(N)-films. It also works as a conducting and initiating film for even electroplating of the Au- conductors (7-15 kA).
As previously discussed about the breakdown mechanism of the diffusion barriers, the Type I (Figs, lb and 2) metallization scheme, which has no tendency to form any Au-Ti intermetallic alloy, is more stable than the Type II (Fig. lc). Fig. 5 shows a SIMS analysis of the Type π diffusion barrier after annealing at 420 °C for 90 hours (in N2). Upward diffusion of the Ti-metal and downward diffusion of the Ti-, W- and Pt-metals into the bulk-Si are clear.
The PtSi-layer is dissolved after competing with the Ti- and W- atoms for Si-atoms. The mechanism of the Ti-, W- and Pt-atoms' movements into the bulk-Si looks like a formation of suicides. However, even the Type π barrier easily fulfills requirements of high temperature and high current operations. The HF power transistors could withstand thermal loading for 40 hours at 420 °C without any loss of yield. The result corresponds to a lifetime of more than 200 years with an operating temperature of 130°C and Ea=0.9 eV (Ea = activation energy in the Arrhenius equation, A*exp(-Ea/kT), where A and k (Boltzmann) are constants and T = absolute temperature).
Referring to Fig. la-lg, a method embodying the present invention is illustrated. Fig. la illustrates a Si-substrate 1 which normally is covered with an insulating layer of SiOz or layers of Si3N4/SiO2 or SiO2/Si3N4/SiO2 films 2. The insulator film 2 is opened by a plasma or wet or a combination of wet/dry (plasma) etch in order to form contact holes. Slightly sloped contact holes may be preferable for a better step coverage of the diffusion barrier (see below). Some dopants (n- and p-types) may be implanted or deposited and driven at high temperatures (— 1000°C) into the Si-substrate 1 through the contact holes. A thin Pt-film (100-200 A) may be sputtered or evaporated after deoxidation of a thin SiC^-film formed in the contact holes. The deoxidation is performed by immersing the Si-substrates 1 in a diluted (1- 2%) HF-water solution.
A PtSi-layer 3 is formed by annealing at 600-620°C for 30 min. in an inert atmosphere of N2. An eventual excess Pt-metal is stripped away in a regal solution (HNO3+3HCl).
Fig. lb and Fig. lc illustrate the present invention of the Type I and Type π metallization schemes, respectively. A thin layer of a TiW-film (200-500 A) 4 is sputtered after a careful pump-down and a mild sputter etch with an RF-sputtering mode. This TiW-layer 4 works as a glue layer to the insulating film(s) 2.
The adhesion strength is dependent of the purity of the TiW-layer 4 which is in turn determined by the residual gas level of H2O and O2 in the sputter chamber, sputtering rate and hydrogen bonded water to the surface of SiO2 2. A vacuum level better than 10*7 Torr and a high sputtering rate are preferable in order to minirnize an oxygen content in the TiW-film 4. However, without the mild sputter etch it is difficult to obtain an optimum adhesion because a monolayer of H2O is chemically (hydrogen-bond) bonded to the SiO2 surface 2.
The mild sputter etch also enhances the adhesion by physically roughening the surfaces 2 and 3. It is also very important to take a precaution not to damage the PtSi-layer 3 too much. A thickness loss of ~ 50 A seems to be acceptable for most cases. In addition to the above measures, a presputter of the TiW-target (cathode) for 2-5 minutes is preferable in order to getter the residual gases of H2O and O2 in the chamber and to clean the target. Strong adhesion between the insulating film(s) 2 and the TiW glue layer 4 has an essential meaning in order to minimize an etch and to prevent surface diffusion of Au 9 into the silicon substrate 1 because the stress caused by temperature mismatch can form a cavity between the contact hole and the TiW-layer 4.
The real diffusion barrier of the TiW(N)-film (1.0-2.0 A) 5 is sequentially sputtered by an RF-reactive sputtering technique. An RF-power density more than 1.5 W/cm2 and a N2 concentration of 5-10 vol% in the Ar- gas flow are preferable. A gas pressure of 10 mTorr is a compromise for step coverage, stress and sputter rate. The step coverage is dependent of the contact hole's aspect ratio, side angle of contact holes, sputter parameters (especially pressure) and the sputtering technique.
There is a clear tendency that a TiW(N)-film produces less step - coverage and generates more particles than a TiW-film. However, these negative effects of the phenomena are very small with an RF-reactive sputtering technique compared with a magnetron associated reactive sputtering technique (DC and RF). Most of all, the stability of the RF-reactively sputtered film is much superior to a film obtained by a magnetron associated reactive sputtering. A thin film (300-1000 A) of Au 7 (Fig. lb) is sequentially sputtered after purging the N2-gas and a short (0.5-1 min) presputter of the Au- target. It is important to perform the Au-sputtering without breaking vacuum after the TiW(N)-film. Otherwise it causes adhesion loss or Au-peeling due to TiO2-formation at the surface of the TiW(N)-film. It is preferable to use a high RF-power density in order to obtain better adhesion even though the film thickness is small.
Referring to the Type π metallization scheme (Fig. lc), a thin glue layer (100-500 A) of TiW 6 is sputtered after a careful purging of the N2- gas in the chamber and a presputter of the TiW-target for 2-5 minutes because the target surface is nitrided during sputtering of the TiW(N)-film. Sputtering of the Au-film 7 is identical with the Type I.
Fig. Id illustrates a (reentrant) photoresist pattern 8 over the Au- film 7. The photoresist pattern for Au-electroplating can be obtained- by a conventional optical lithography process. It is preferable to create a reentrant (angle > 90°) or vertical photoresist profile 8 in order to get a better step coverage of a final passivation film 10 over the plated Au 9. For a very small dimension of a metal-pitch (1.5-4 μm), a combination of an image reversal photoresist (AZ5218E or AZ5214E, Hoechst) and an i-line (wavelength = 365 nm) or g-line (436 nm) wafer stepper exposure can easily create a half micron resist patterns with a sufficiently thick resist (> 1.5 μm) with the reentrant profile.
Even a standard positive photoresist, which can generate a vertical resist profile, works very well for most cases. After a hard baking (— 115°C/30 min. with a sufficient air or N2-flow) of the resist patterns an O2- plasma descum should be applied in order to clean the Au-surface 7. This plasma descum is important because a dirty Au-surface will not start to be plated. Fig. le illustrates electroplated Au 9 with photoresist patterns 8.
The Au plating bath is not based on an AuCN complex which causes resist loss etc., but on a NaAuSO3 complex. The latter plating bath with a proper pH- value (7.2-9.5) is quite gentle against the photoresist patterns. The bath also contains a leveller of which planarization effect is shown in the Au-profile 9. An Au-thickness of 0.7-1.5 μm is sufficient for the most IC-applications. However, the Au-thickness can be easily increased to the range of Au-bumps ( — 25 μm) for TAB (tape automated bonding) applications with a thicker resist. After plating the Au-conductor 9 the photoresist 8 is stripped in acetone, and the wafers are rinsed in propanol and Dl-water (deionized) in sequence. After the photoresist stripping an O2-plasma descum should be performed again in order to obtain a clean Au-surface before a wet etch of the thin Au-film 7.
Fig. If illustrates the profiles of the plated Au-conductor 9 and the wet etched thin film of Au 7 and the plasma etched glue layer of TiW 6 (only for the Type H) and the diffusion barrier layer of TiW(N) 5 and bottom glue layer of TiW 4. The plasma etch of the layers 6, 5 and 4 can be performed by using SF6-gas in a plasma mode (RF-anode coupling) or RIE (reactive ion etch, RF-cathode coupling) mode dry etcher. It is preferable to apply an REE mode dry etcher in order to minimize the etch undercuts. It is not advisable to apply a wet etch for the layers 6, 5 and 4 by a H2O2-solution.
The wet etch causes the undercuts and is too slow against the TiW(N)-layer 5.
After the etch of the layers 7, (6), 5 and 4, an annealing is performed at 420 °C for 30 min. in a N2-atmosphere in order to get better ohmic contact and to enhance some intermixing of the metals for better adhesion.
Fig. lg illustrates the final profiles of the Au-conductor 9 and a PESiNx (plasma enhanced silicon nitride, 4-8 kA) passivation film 10. The passivation film 10 protects the Au-conductor 9 against both mechanical and chemical (corrosion) damages. This interconnection scheme is practically corrosion free without a passivation film because annealing in the N2- atmosphere and an air exposure form thin protection films of TiN and Ti . at all exposed surfaces of the TiW and TiW(N)-films 6, 5 and 4. The choice of the PESiNx-film also depends on its better thermal conductivity than SiO2. For high power transistors, effective heat spreading is a very important property for reliability. The bondpads opening in the PESiNx-film 10 is performed by a conventional plasma etch by an etch gas of NF3 or a mixture of CF4 + O2(— 10 vol%) after a noncritical lithography step. After the bondpads opening the photoresist is stripped in acetone or some other solvents. Fig. 2 shows a SIMS analysis of the RF-reactively sputtered diffusion barrier after annealing at 420°C for 280 hours in N2. The multilayers of a Type I metallization scheme are:
PtSi(200 A)/TiW(220 A)/TiW(N)(1.8 kA)/Au(l kA).
The diffusion barrier is still very stable after a severe thermal stress test, and adhesion between Au- and TiW(N)-layers is good because Au- downwards diffusion into the TiW(N)-layer is clearly seen. The ohmic contact between the TiW- and PtSi-layers is also good. The PtSi-layer is also intact because the upper-signal positions of the Si- and Pt-ions are clearly superimposed. The N2-content in Ar-gas is 10 vol% for the TiW(N)-film sputtering.
Fig. 3 shows a SIMS analysis of the DC magnetron reactively sputtered diffusion barrier annealed at 420°C for 30 min. in N2. The multilayers of the metallization scheme are:
PtSi(200 A)/TiW(N)(3 kA)/TiW(l kA)/Au(10 kA). The diffusion barrier is relatively very unstable. Upward diffusion of the Ti- and Si-atoms into the Au-layer as well as downward diffusion of the Ti-, W-, Au- and Pt-atoms into the bulk-Si are very clear.
Dissociation of the PtSi-layer is also clear. The N2-content in Ar gas is 30 vol% . The instability of the diffusion barrier is an improper reactive sputter technique for the TiW(N)-film and too thick glue layer (1 kA) which causes the formation of an Au-Ti intermetallic alloy.
Fig. 4 shows a SIMS analysis of the RF-magnetron reactively sputtered diffusion barrier annealed at 420°C for 30 min. in N2. The multilayers of the metallization scheme are: PtSi(200 A)/TiW(250 A)/TiW(N)(1.8 kA)/TiW(120 A)/Au(12 kA). The diffusion barrier is relatively unstable. Upward diffusion of the Si-atoms into the Au-layer as well as downward diffusion of the Ti-, W-, Au- and Pt-atoms into the bulk-Si is very clear. However, the upwards - diffusion of the Ti-atoms observed in Fig. 3 is not visible in this case. Dissociation of the PtSi-layer is very clear. The N2-content in Ar gas is 10 vol%. The stability of the diffusion barrier is slightly better than the case of Fig. 3. The instability is caused by an improper reactive sputter technique for the TiW(N)-film even though a Type II configuration is used.
Fig. 5 shows a SIMS analysis of the RF-reactively sputtered diffusion barrier annealed at 420°C for 90 hours in N2. The multilayers of a Type II metallization scheme are:
PtSi(200 A)/TiW(250 A)/TiW(N)(l kA)/TiW(250 A)/Au(l kA).
The diffusion barrier becomes instable after a severe thermal stress test. Upwards-diffusion of the Ti- and W-atoms as well as downwards— diffusion of the Ti-, W- and Pt-atoms are clear. Decomposition of the PtSi- layer has started, but is not severe. Formation of an Au-Ti intermetallic alloy is visible in the microscope (SEM). However, the diffusion barrier is quite stable for a thermal stress up to 40 hours at 420°C without any yield loss of HF power transistors even though thickness of the TiW(N)-film is only 1 kA. As demonstrated above, an adequate choice of a film configuration, thickness and sputter technique verified long-term re-iability, good adhesion to SiO∑, Si3N4 and gold layers and low contact resistance to both p+ (boron) and n+ (phosphorous, arsenic or antimony) doped silicon substrate. For the sequential depositions of the TiW-and TiW(N)-films an application of an RF-sputtering technique instead of mostly used DC-magnetron played an essential role with respect to the long-term reliability, good adhesion, good step coverage of contact holes and less particulation.
The stability of the RF-reactively sputtered TiW(N) film as a diffusion barrier is much superior to the barriers obtained by magnetron associated reactive sputtering (DC-magnetron and RF-magnetron). The superiority is demonstrated by SIMS (secondary ions mass spectrometer), SEM (scanning electron microscope) analyses and the lifetime of HF power transistors.
The metallization schemes of the Type I and π are superior to some known schemes of Si/TiW(N)/TiW/Au, Si/TiW/TiW(N)/TiW/Au 0r Si TiW/TiW(N)/Au with respect to long-term reliability and contact resistance. However, the Type I is preferable when a good vacuum (< 10"7 Torr) is obtainable in the sputter chamber. The Type I is superior to the Type 13 with respect to the long-term high temperature stability, process simplicity and process latitude by less etch undercut.
However, the Type II avoids Au-peeling when the contents of residual gases of H2O and O2 in the sputter chamber is rather high due to a poor pumping system. The thin TiW layer between the TiW(N) and Au layers in the Type II enhances the adhesion by Au-interdiffusion. However, the pure TiW- film underneath the thick Au-layer causes the formation of an Au-Ti intermetallic alloy which initiates the breakdowns of the Type II.
The Type I and Type π withstand at least a thermal stress of 420°C/280 hours and 420°C/40 hours, respectively, without any loss of yield of HF power transistors. Even the shortest lifetime of the Type π corresponds to more than 200 years operation with a device temperature at 130°C.
The feasibility and cost efficiency of the metallization process are excellent by applying well established techniques of sputtering, gold electroplating and plasma etching.
It will be appreciated by those skilled in the art that the specific embodiments described herein are merely for purposes of explanation, and that many variations may be used without departing from the spirit and scope of the invention. Accordingly, it is intended that variations as will occur to those skilled in the art based upon the disclosures herein be included in the scope of the claims which follow.

Claims

Claims:
1. A method of fabricating an interconnection on a semiconductor device, said method comprising the steps of: forming an insulating layer on a silicon substrate; forming a contact hole in said insulating layer to expose a portion of said substrate; forming a PtSi layer in said contact hole on said substrate; forming a TiW layer in said contact hole on said PtSi layer; forming a TiW(N) layer in said contact hole on said TiW layer; and forming a Au layer in said contact hole on said TiW(N) layer.
2. A method in accordance with claim 1, wherein said PtSi layer reduces contact resistance and stabilizes an interface between said substrate and said TiW layer, which acts as a glue layer.
3. A method in accordance with claim 1, further comprising the steps of: a mild sputter etch, after formation of said PtSi layer and before formation of said TiW layer, to enhance adhesion between said insulating layer and said TiW layer, said mild sputter etch further removing SiO2 on said PtSi layer.
4. A method in accordance with claim 1 , further comprising the step of: pre-sputtering, after formation of the PtSi layer and before formation of said TiW layer, to reduce residual gases of H2O and O2 in the sputter chamber and from the surface of a TiW-target.
5. A method in accordance with claim 1, wherein said TiW layer is a pure TiW-film.
6. A method in accordance with claim 1 , further comprising the step of: eliminating nitrogen from a TiW-target surface and sputter chamber by a combination of the pre-sputter and purging, after formation of the TiW(N) layer and before sputtering of said thin film of Au layer.
7. A method in accordance with claim 1, wherein said step of forming said Au layer further comprises the steps of: forming a thin film of Au by sputtering in said contact hole on said TiW(N) layer; and forming a plated layer of Au in said contact hole on said thin film of Au.
8. A method in accordance with claim 7, further comprising the step of: etching said thin film of Au in a solution.
9. A method in accordance with claim 7, further comprising the step of: etching said TiW(N) layer, which acts as a diffusion barrier, and said TiW layer, which acts as a glue layer, by a plasma etch with said plated Au layer acting as an etch mask.
10. A method in accordance with claim 9, wherein said etching step is performed in situ.
11. A method in accordance with claim 1 , further comprising the step of: anneAu layer to obtain an optimal contact and adhesion strength by interdilhe gold into said TiW(N) layer.
12. A n accordance with claim 1, wherein said interconnection is .
13- A mcordance with claim 1 , further comprising the step of: foπ iNx passivation film on said Au layer.
14. A accordance with claim 1, wherein thickness ranges are:
PtS )/TiW(0.2-0.5kA)/TiW(N)(1.0-2.0kA)/Au(0.3- 1.0 kA)/Au(7-15 1.
15. A ccordance with claim 1 , wherein RF-power density for sputtering of s) layer and said TiW layer are of a same order to avoid internal strέ
16. A iccordance with claim 1, wherein RF-power density for sputtering of N) layer and said TiW layer are larger than 1.5 W/cm2.
17. A fabricating an interconnection on a semiconductor device, said metbing the steps of: foisulating layer on a silicon substrate; foitact hole in said insulating layer to expose a portion of said substrate; foii layer in said contact hole on said substrate; forming a first TiW layer in said contact hole on said PtSi layer; forming a TiW(N) layer in said contact hole on said first TiW layer; forming a second TiW layer in said contact hole on said TiW(N) layer; and forming a Au layer in said contact hole on said second TiW layer.
18. A method in accordance with claim 17, wherein said PtSi layer reduces contact resistance and stabilizes an interface between said substrate and said first TiW layer, which acts as a glue layer.
19. A method in accordance with claim 17, further comprising the step of: a mild sputter etch, after formation of said PtSi layer and before formation of said TiW layer, to enhance adhesion between said insulating layer and said TiW layer, said mild sputter etch further eliminating SiO2 on said PtSi layer.
20. A method in accordance with claim 17, further comprising the step of: pre-sputtering, after formation of the PtSi layer and before formation of said first TiW layer, to reduce residual gases of H2O and O2 in the sputter chamber and from the surface of a TiW-target.
21. A method in accordance with claim 17, wherein said first TiW layer is a pure TiW-film.
22. A method in accordance with claim 17, further comprising the step of: etiminating nitrogen from a TiW-target surface and sputter chamber by a combination of the pre-sputter and purging, after formation of the TiW(N) layer and before formation of said second TiW layer.
23. A method in accordance with claim III, wherein said step of forming said Au layer further comprises the steps of: forming a thin film of Au by sputtering in said contact hole on said second TiW layer; and forming a plated layer of Au in said contact hole on said thin film of Au.
24. A method in accordance with claim 23, further comprising the step of: etching said thin film of Au in a solution.
25. A method in accordance with claim 23, further comprising the step of: etching said TiW(N) layer, which acts as a diffusion barrier, and said first and second TiW layers, which act as glue layers, by a plasma etch with said plated Au layer acting as an etch mask.
26. A method in accordance with claim 25, wherein said etching step is performed in situ.
27. A method in accordance with claim 17, further comprising the step of: annealing said Au layer to obtain an optimal contact and adhesion strength by interdiffiision of the gold into said second TiW layer.
28. A method in accordance with claim 17, wherein said interconnection is a bondpad.
29. A method in accordance with claim 17, further comprising the step of: forming a PESiNx passivation film on said Au layer.
30. A method in accordance with claim 17, wherein thickness ranges are:
PtSi(0.1-0.4 kA)/TiW(0.2-0.5 kA, first)/TiW(N)(1.0-2.0 kA)/TiW(0.1-0.5 A, second)/Au(0.3-1.0 kA)/Au(7-15 kA, plated).
31. A method in accordance with claim 17, wherein RF-power density for sputtering of said TiW(N) layer and said first and second TiW layers are of a same order to avoid internal stress.
32. A method in accordance with claim 17, wherein RF-power density for sputtering of said TiW(N) layer and said TiW layer are larger than 1.5 W/cm2.
33. An interconnection on a semiconductor device, said interconnection comprising: an insulating layer on a silicon substrate; a contact hole in said insulating layer to expose a portion of said substrate; a PtSi layer in said contact hole on said substrate; a TiW layer in said contact hole on said PtSi layer; a TiW(N) layer in said contact hole on said TiW layer; and an Au layer in said contact hole on said TiW(N) layer.
34. An interconnection in accordance with claim 33, wherein said PtSi layer reduces contact resistance and stabilizes an interface between said - substrate and said TiW layer, which acts as a glue layer.
35. An interconnection in accordance with claim 33, wherein said TiW layer is a pure TiW-film.
36. An interconnection in accordance with claim 33 , wherein said Au layer further comprises: a thin film of Au in said contact hole on said TiW(N) layer; and a plated layer of Au on said thin film of Au.
37. An interconnection in accordance with claim 33, wherein said interconnection is a bondpad.
38. An interconnection in accordance with claim 33, further comprising: a PESiNx passivation film on said Au layer.
39. An interconnection in accordance with claim 33, wherein thickness ranges are: PtSi(0.1-0.4kA)/TiW(0.2-0.5kA)/TiW(N)(1.0-2.0kA)/Au(0.3-
1.0 kA).
40. An interconnection on a semiconductor device, said interconnection comprising: an insulating layer on a silicon substrate; a contact hole in said insulating layer exposing a portion of said substrate; a PtSi layer in said contact hole on said substrate; a first TiW layer in said contact hole on said PtSi layer; a TiW(N) layer in said contact hole on said first TiW layer; a second TiW layer in said contact hole on said TiW(N) layer; and an Au layer in said contact hole on said second TiW layer.
41. An interconnection in accordance with claim 40, wherein said PtSi layer reduces contact resistance and stabilizes an interface between said - substrate and said first TiW layer, which acts as a glue layer.
42. An interconnection in accordance with claim 40, wherein said first TiW layer is a pure TiW-film.
43. An interconnection in accordance with claim 40, wherein said Au layer further comprises: a thin film of Au in said contact hole on said second TiW layer; and a plated layer of Au on said thin film of Au.
44. An interconnection in accordance with claim 40, wherein said interconnection is a bondpad opening.
45. An interconnection in accordance with claim 40, further comprising: a PESiNx passivation film on said Au layer.
46. An interconnection in accordance with claim 40, wherein thickness ranges are:
PtSi(0.1-0.4 kA)/TiW(0.2-0.5 kA, first)/TiW(N)(1.0-2.0 kA)/TiW(0.1-0.5 kA, second)/Au(0.3-1.0 kA).
47. An interconnection in accordance with claim 33, wherein thickness ranges are:
PtSi(0.1-0.4kA)/TiW(0.2-0.5kA)/TiW(N)(1.0-2.0kA)/Au(7-15 kA, plated).
48. An interconnection in accordance with claim 40, wherein thickness ranges are:
PtSi(0.1-0.4 kA)/TiW(0.2-0.5 kA, first)/TiW(N)(l.0-2.0 kA)/TiW(0.1-0.5 kA, second)/Au(7-15 kA, plated).
PCT/SE1995/000152 1994-02-18 1995-02-14 Electromigration resistant metallization structures for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold WO1995022838A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP7521750A JPH08512435A (en) 1994-02-18 1995-02-14 Electromigration Resistant Metallization Structure for Microcircuit Wiring with High Frequency Reactive Sputtered Thallium, Tungsten and Gold
MX9504299A MX9504299A (en) 1994-02-18 1995-02-14 Electromigration resistant metallization structures for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold.
AU18287/95A AU688472B2 (en) 1994-02-18 1995-02-14 Electromigration resistant metallization structures for microcircuit interconnections with RF-reactively sputtered titanium tungsten and gold
BR9505846A BR9505846A (en) 1994-02-18 1995-02-14 Process for making an interconnect on a semiconductor device and its interconnection
EP95910051A EP0695463A1 (en) 1994-02-18 1995-02-14 Electromigration resistant metallization structures for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold
NO954040A NO954040L (en) 1994-02-18 1995-10-11 Electromigration-resistant metallization structures, especially for microcircuits with RF-actively coated titanium tungsten and gold
FI954942A FI954942A (en) 1994-02-18 1995-10-17 Electromigration Resistant Metallization Structures for Micro Circuit Connections with Radio Frequency Reactive Metallized Titanium, Tungsten and Gold

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US19835494A 1994-02-18 1994-02-18
US198,354 1994-02-18

Publications (1)

Publication Number Publication Date
WO1995022838A1 true WO1995022838A1 (en) 1995-08-24

Family

ID=22733042

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE1995/000152 WO1995022838A1 (en) 1994-02-18 1995-02-14 Electromigration resistant metallization structures for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold

Country Status (15)

Country Link
US (3) US5821620A (en)
EP (1) EP0695463A1 (en)
JP (1) JPH08512435A (en)
KR (1) KR100376955B1 (en)
CN (1) CN1111907C (en)
AU (1) AU688472B2 (en)
BR (1) BR9505846A (en)
CA (1) CA2160234A1 (en)
FI (1) FI954942A (en)
MX (1) MX9504299A (en)
MY (1) MY115336A (en)
NO (1) NO954040L (en)
SG (1) SG52880A1 (en)
TW (1) TW293928B (en)
WO (1) WO1995022838A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19635425A1 (en) * 1995-10-30 1997-05-07 Fujitsu Ltd Method for producing conductive patterns for magnetoresistive heads
WO1999026292A2 (en) * 1997-11-13 1999-05-27 Abb Research Ltd. Semiconductor device of sic with insulating layer and a refractory metal nitride layer

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
MY115336A (en) * 1994-02-18 2003-05-31 Ericsson Telefon Ab L M Electromigration resistant metallization structures and process for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold
KR970052931A (en) * 1995-12-11 1997-07-29 김광호 Tungsten nitride thin film formation method and metal wiring formation method using the same
US7510961B2 (en) * 1997-02-14 2009-03-31 Micron Technology, Inc. Utilization of energy absorbing layer to improve metal flow and fill in a novel interconnect structure
US5933758A (en) * 1997-05-12 1999-08-03 Motorola, Inc. Method for preventing electroplating of copper on an exposed surface at the edge exclusion of a semiconductor wafer
JP2937998B1 (en) 1998-03-16 1999-08-23 山形日本電気株式会社 Wiring manufacturing method
US6153521A (en) * 1998-06-04 2000-11-28 Advanced Micro Devices, Inc. Metallized interconnection structure and method of making the same
SE515836C3 (en) 1999-05-17 2001-11-06 Ericsson Telefon Ab L M Process for manufacturing a high frequency silicon bipolar transistor and power transistor device
SE516338C2 (en) 1999-05-31 2001-12-17 Ericsson Telefon Ab L M RF power transistor with collector up
JP2001118927A (en) * 1999-10-22 2001-04-27 Mitsubishi Electric Corp Semiconductor device and manufacturing method therefor
US6316831B1 (en) * 2000-05-05 2001-11-13 Aptos Corporation Microelectronic fabrication having formed therein terminal electrode structure providing enhanced barrier properties
US6740603B2 (en) * 2001-02-01 2004-05-25 Texas Instruments Incorporated Control of Vmin transient voltage drift by maintaining a temperature less than or equal to 350° C. after the protective overcoat level
JP4571781B2 (en) * 2003-03-26 2010-10-27 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP4502691B2 (en) * 2003-04-16 2010-07-14 昭和電工株式会社 P-type ohmic electrode structure, compound semiconductor light emitting device and LED lamp having the same
JP3678239B2 (en) * 2003-06-30 2005-08-03 セイコーエプソン株式会社 Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus
US7315077B2 (en) * 2003-11-13 2008-01-01 Fairchild Korea Semiconductor, Ltd. Molded leadless package having a partially exposed lead frame pad
US7144490B2 (en) * 2003-11-18 2006-12-05 International Business Machines Corporation Method for selective electroplating of semiconductor device I/O pads using a titanium-tungsten seed layer
US7307314B2 (en) * 2004-06-16 2007-12-11 Cree Microwave Llc LDMOS transistor with improved gate shield
US7531426B2 (en) * 2005-08-19 2009-05-12 Honeywell International Inc. Approach to high temperature wafer processing
US20070238222A1 (en) * 2006-03-28 2007-10-11 Harries Richard J Apparatuses and methods to enhance passivation and ILD reliability
US8420520B2 (en) * 2006-05-18 2013-04-16 Megica Corporation Non-cyanide gold electroplating for fine-line gold traces and gold pads
US8071441B2 (en) * 2008-02-14 2011-12-06 Micron Technology, Inc Methods of forming DRAM arrays
US8373176B2 (en) * 2008-04-15 2013-02-12 Sumitomo Electric Industries, Ltd. Semiconductor device and method of manufacturing the same
TWI394239B (en) * 2008-12-17 2013-04-21 Univ Ishou The integrated circuit with the isolation layer of metal ion migration and its encapsulation structure
CN102479744B (en) * 2010-11-25 2014-02-26 上海华虹宏力半导体制造有限公司 Aluminum pore-filling connection process
RU2494492C1 (en) * 2012-06-07 2013-09-27 Общество с ограниченной ответственностью "Компания РМТ" Method to create conducting paths
KR101877878B1 (en) * 2012-06-11 2018-07-13 에스케이하이닉스 주식회사 Semiconductor device with multi―layered storage node and method for fabricating the same
US20140209926A1 (en) * 2013-01-28 2014-07-31 Win Semiconductors Corp. Semiconductor integrated circuit
US20140264865A1 (en) * 2013-03-14 2014-09-18 Infineon Technologies Ag Semiconductor device and manufacturing method thereof
EP2793265B1 (en) * 2013-04-15 2017-06-07 Nexperia B.V. Semiconductor device and manufacturing method
US10192970B1 (en) * 2013-09-27 2019-01-29 The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration Simultaneous ohmic contact to silicon carbide
US9905658B2 (en) * 2013-11-26 2018-02-27 Nxp Usa, Inc. Transistors with field plates resistant to field plate material migration and methods of their fabrication
US9240450B2 (en) 2014-02-12 2016-01-19 Infineon Technologies Ag IGBT with emitter electrode electrically connected with impurity zone
US9401328B2 (en) 2014-12-22 2016-07-26 Stmicroelectronics S.R.L. Electric contact structure having a diffusion barrier for an electronic device and method for manufacturing the electric contact structure
US9704804B1 (en) 2015-12-18 2017-07-11 Texas Instruments Incorporated Oxidation resistant barrier metal process for semiconductor devices
JP2018142562A (en) * 2017-02-24 2018-09-13 株式会社村田製作所 Semiconductor device
US10903329B2 (en) * 2018-02-13 2021-01-26 Wisconsin Alumni Research Foundation Contact photolithography-based nanopatterning using photoresist features having re-entrant profiles
CN110459479B (en) * 2018-05-07 2021-07-13 北京北方华创微电子装备有限公司 Barrier layer deposition method, bottom metal film of gold bump and preparation method thereof
US20220262754A1 (en) * 2021-02-18 2022-08-18 International Business Machines Corporation Sintering a nanoparticle paste for semiconductor chip join

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4300149A (en) * 1979-09-04 1981-11-10 International Business Machines Corporation Gold-tantalum-titanium/tungsten alloy contact for semiconductor devices and having a gold/tantalum intermetallic barrier region intermediate the gold and alloy elements
US4927505A (en) * 1988-07-05 1990-05-22 Motorola Inc. Metallization scheme providing adhesion and barrier properties

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3833842A (en) * 1970-03-09 1974-09-03 Texas Instruments Inc Modified tungsten metallization for semiconductor devices
US4042950A (en) * 1976-03-01 1977-08-16 Advanced Micro Devices, Inc. Platinum silicide fuse links for integrated circuit devices
US4141022A (en) * 1977-09-12 1979-02-20 Signetics Corporation Refractory metal contacts for IGFETS
US4330343A (en) * 1979-01-04 1982-05-18 The United States Of America As Represented By The Secretary Of The Navy Refractory passivated ion-implanted GaAs ohmic contacts
US4354307A (en) * 1979-12-03 1982-10-19 Burroughs Corporation Method for mass producing miniature field effect transistors in high density LSI/VLSI chips
US4507851A (en) * 1982-04-30 1985-04-02 Texas Instruments Incorporated Process for forming an electrical interconnection system on a semiconductor
US4845050A (en) * 1984-04-02 1989-07-04 General Electric Company Method of making mo/tiw or w/tiw ohmic contacts to silicon
US4566026A (en) * 1984-04-25 1986-01-21 Honeywell Inc. Integrated circuit bimetal layer
JPS6212003A (en) 1985-07-10 1987-01-21 株式会社フジクラ Self-lubricating insulated wire
US4965218A (en) * 1985-10-21 1990-10-23 Itt Corporation Self-aligned gate realignment employing planarizing overetch
JPH0691125B2 (en) * 1985-11-20 1994-11-14 古河電気工業株式会社 Semiconductor device
US4702967A (en) * 1986-06-16 1987-10-27 Harris Corporation Multiple-layer, multiple-phase titanium/nitrogen adhesion/diffusion barrier layer structure for gold-base microcircuit interconnection
JPS6373660A (en) * 1986-09-17 1988-04-04 Fujitsu Ltd Semiconductor device
US4732865A (en) * 1986-10-03 1988-03-22 Tektronix, Inc. Self-aligned internal mobile ion getter for multi-layer metallization on integrated circuits
US4907066A (en) * 1986-12-05 1990-03-06 Cornell Research Foundation, Inc. Planar tungsten interconnect with implanted silicon
US4753851A (en) * 1987-05-29 1988-06-28 Harris Multiple layer, tungsten/titanium/titanium nitride adhesion/diffusion barrier layer structure for gold-base microcircuit interconnection
US5055908A (en) * 1987-07-27 1991-10-08 Texas Instruments Incorporated Semiconductor circuit having metallization with TiW
US4787958A (en) * 1987-08-28 1988-11-29 Motorola Inc. Method of chemically etching TiW and/or TiWN
US4880708A (en) * 1988-07-05 1989-11-14 Motorola, Inc. Metallization scheme providing adhesion and barrier properties
JP2537413B2 (en) * 1989-03-14 1996-09-25 三菱電機株式会社 Semiconductor device and manufacturing method thereof
US5173449A (en) * 1989-06-05 1992-12-22 Motorola, Inc. Metallization process
US5041191A (en) * 1989-11-13 1991-08-20 Rockwell International Corporation Diffusion barrier for thin film hybrid circuits
DE4129647B4 (en) * 1990-09-28 2009-02-12 Siemens Ag Wire metallization front side metallization for a III-V semiconductor device and method
US5136364A (en) * 1991-06-12 1992-08-04 National Semiconductor Corporation Semiconductor die sealing
US5156998A (en) * 1991-09-30 1992-10-20 Hughes Aircraft Company Bonding of integrated circuit chip to carrier using gold/tin eutectic alloy and refractory metal barrier layer to block migration of tin through via holes
US5164331A (en) * 1991-10-03 1992-11-17 Hewlett-Packard Company Method of forming and etching titanium-tungsten interconnects
US5240880A (en) * 1992-05-05 1993-08-31 Zilog, Inc. Ti/TiN/Ti contact metallization
JP2861629B2 (en) * 1992-05-27 1999-02-24 日本電気株式会社 Semiconductor device
US5286676A (en) * 1992-06-15 1994-02-15 Hewlett-Packard Company Methods of making integrated circuit barrier structures
US5249728A (en) * 1993-03-10 1993-10-05 Atmel Corporation Bumpless bonding process having multilayer metallization
US5343071A (en) * 1993-04-28 1994-08-30 Raytheon Company Semiconductor structures having dual surface via holes
MY115336A (en) * 1994-02-18 2003-05-31 Ericsson Telefon Ab L M Electromigration resistant metallization structures and process for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4300149A (en) * 1979-09-04 1981-11-10 International Business Machines Corporation Gold-tantalum-titanium/tungsten alloy contact for semiconductor devices and having a gold/tantalum intermetallic barrier region intermediate the gold and alloy elements
US4927505A (en) * 1988-07-05 1990-05-22 Motorola Inc. Metallization scheme providing adhesion and barrier properties

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19635425A1 (en) * 1995-10-30 1997-05-07 Fujitsu Ltd Method for producing conductive patterns for magnetoresistive heads
WO1999026292A2 (en) * 1997-11-13 1999-05-27 Abb Research Ltd. Semiconductor device of sic with insulating layer and a refractory metal nitride layer
WO1999026292A3 (en) * 1997-11-13 1999-07-29 Abb Research Ltd Semiconductor device of sic with insulating layer and a refractory metal nitride layer

Also Published As

Publication number Publication date
SG52880A1 (en) 1998-09-28
FI954942A (en) 1995-11-24
CA2160234A1 (en) 1995-08-24
KR960702179A (en) 1996-03-28
AU1828795A (en) 1995-09-04
KR100376955B1 (en) 2003-06-19
NO954040L (en) 1995-12-14
TW293928B (en) 1996-12-21
MY115336A (en) 2003-05-31
CN1111907C (en) 2003-06-18
EP0695463A1 (en) 1996-02-07
US5821620A (en) 1998-10-13
US5920794A (en) 1999-07-06
NO954040D0 (en) 1995-10-11
US6211568B1 (en) 2001-04-03
AU688472B2 (en) 1998-03-12
FI954942A0 (en) 1995-10-17
BR9505846A (en) 1996-02-13
JPH08512435A (en) 1996-12-24
MX9504299A (en) 1997-05-31
CN1125999A (en) 1996-07-03

Similar Documents

Publication Publication Date Title
US6211568B1 (en) Electromigration resistant metallization structures and process for microcircuit interconnections with RF-reactively sputtered titanium tungsten and gold
US7328830B2 (en) Structure and method for bonding to copper interconnect structures
US6383920B1 (en) Process of enclosing via for improved reliability in dual damascene interconnects
JP3435194B2 (en) Method for forming wiring layer of semiconductor device and semiconductor device
KR0134122B1 (en) Semiconductor device
US5760475A (en) Refractory metal-titanium nitride conductive structures
US6841478B2 (en) Method of forming a multi-layered copper bond pad for an integrated circuit
US20020127846A1 (en) Copper to aluminum interlayer interconnect using stud and via liner
US7294217B2 (en) Electrical interconnect structures for integrated circuits and methods of manufacturing the same
US6433433B1 (en) Semiconductor device with misaligned via hole
US5960314A (en) Semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally conductive node and an elevationally outer electrically conductive node
US6753259B2 (en) Method of improving the bondability between Au wires and Cu bonding pads
JP2000260770A (en) Semiconductor device and its manufacture
US7397124B2 (en) Process of metal interconnects
JP2951636B2 (en) Method for manufacturing a metallization structure
US6566211B2 (en) Surface modified interconnects
US6677647B1 (en) Electromigration characteristics of patterned metal features in semiconductor devices
EP0402061B1 (en) Metallization process
US6395629B1 (en) Interconnect method and structure for semiconductor devices
US20010050439A1 (en) Surface modified interconnects
US6175154B1 (en) Fully encapsulated metal leads for multi-level metallization
US6083830A (en) Process for manufacturing a semiconductor device
JP2663902B2 (en) Method for filling fine trench, method for manufacturing fine electrode, method for filling fine hole, and method for manufacturing fine metal wiring
JPH08139190A (en) Manufacture of semiconductor device
JP3933776B2 (en) Fully sealed metal lead for multilayer metallization and manufacturing method

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 95190256.3

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AU BR CA CN FI JP KR MX NO

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1995910051

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2160234

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: PA/a/1995/004299

Country of ref document: MX

WWE Wipo information: entry into national phase

Ref document number: 954942

Country of ref document: FI

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1995910051

Country of ref document: EP

WWR Wipo information: refused in national office

Ref document number: 1995910051

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1995910051

Country of ref document: EP