WO1995035581A2 - Non-volatile sidewall memory cell method of fabricating same - Google Patents

Non-volatile sidewall memory cell method of fabricating same Download PDF

Info

Publication number
WO1995035581A2
WO1995035581A2 PCT/IB1995/000359 IB9500359W WO9535581A2 WO 1995035581 A2 WO1995035581 A2 WO 1995035581A2 IB 9500359 W IB9500359 W IB 9500359W WO 9535581 A2 WO9535581 A2 WO 9535581A2
Authority
WO
WIPO (PCT)
Prior art keywords
pillars
pillar
bit line
line direction
array
Prior art date
Application number
PCT/IB1995/000359
Other languages
French (fr)
Other versions
WO1995035581A3 (en
Inventor
Howard Pein
Original Assignee
Philips Electronics N.V.
Philips Norden Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics N.V., Philips Norden Ab filed Critical Philips Electronics N.V.
Priority to EP95916816A priority Critical patent/EP0714554A1/en
Priority to KR1019960700804A priority patent/KR960704358A/en
Priority to JP8501865A priority patent/JPH09504655A/en
Publication of WO1995035581A2 publication Critical patent/WO1995035581A2/en
Publication of WO1995035581A3 publication Critical patent/WO1995035581A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881—Programmable transistors with only two possible levels of programmation
    • H01L29/7884—Programmable transistors with only two possible levels of programmation charging by hot carrier injection
    • H01L29/7885—Hot carrier injection from the channel
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H01L21/30612—Etching of AIIIBV compounds
    • H01L21/30617—Anisotropic liquid etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/05—Etch and refill

Definitions

  • Non-volatile sidewall memory cell method of fabricating same is
  • This invention relates generally to a non-volatile memory cell formed on the sidewall of a silicon pillar etched into a silicon substrate and the method of fabricating same.
  • a vertical non-volatile memory cell and array are shown in Patent Abstracts of Japan, Vol. 16 Nr. 297 (E-1226), June 30, 1992, JP-A 4-79369.
  • This memory cell includes a drain region on top of a silicon pillar.
  • the drain region includes a contact opening in the passivating dielectric for connection to a bit line for connection to other cells in the memory array.
  • the dimension of the drain contact opening is the minimum line width of the process lithography.
  • the contact opening lies entirely on the top surface of the silicon pillar. Therefore, the silicon pillar is required to be larger than the minimum lithographically definable diameter to account for the registration tolerance between the edge of the contact opening and the edge of the silicon pillar.
  • bit line which is conventionally an etched metal line, is required to overlap the edge of the drain contact opening to protect the underlying contact region. For this reason, the width of the bit line must be larger than the minimum definable line width.
  • a memory cell which is implemented using a single transistor floating gate cell that is fabricated on the sidewall of a silicon pillar etched into a silicon substrate. Data is stored by injecting charge into the floating polysilicon gate that completely surrounds the silicon pillar. Current flows in the vertical direction with the drain of the transistor located at the top of the pillar and source lying at the pillar base. Charge is injected into the floating gate by hot-electron injection when the appropriate programming voltages are applied.
  • a second polysilicon layer, separated from the floating gate by a dielectric layer surrounds the floating gate and serves as a control gate.
  • the second polysilicon layer forms a self-aligned word line. This is accomplished by reducing the space between the silicon pillars in the word line direction to the minimum lithographic dimension so that the second polysilicon layer surrounding the floating gate merges together to form a single word line. To insure that the adjacent word lines remain isolated, the spacing between pillars along the bit line direction is made slightly larger than the minimum spacing in the word line direction. Thus, with an optimally thick second polysilicon layer, the polysilicon between pillars in the word line direction will merge, but will remain separate in the bit line direction. Then after selective anisotropic etching of the second polysilicon gate material, isolated continuous word lines are created.
  • the bit line contact opening to the top of the silicon pillar is allowed to overlap the edges of the pillar.
  • the bit line is formed by etching a continuous trench in the planarizing dielectric to expose the tops of all of the pillars along a given bit line.
  • This contact trench opening has a minimum sized width as does the silicon pillar.
  • the metal is etched back so that only the metal within the contact trenches remains while the metal lying on the surface of the dielectric is removed. In this way, the width of the metal bit line is determined by the contact trench width which is the minimum line width.
  • the resulting cell dimension has a minimum pitch in the word line direction consisting of a minimum sized pillar and a minimum sized spacing between pillars, while in the bit line direction, the pillar has a minimum sized width and a spacing between pillars only slightly larger than the minimum spacing.
  • the overall cell size is thus only slightly larger than the square of the minimum pitch. This is significantly smaller than the conventional planar cells and is also a substantial improvement over the vertical cell with the contact opening lying entirely on top of the silicon pillar.
  • the source is formed by a sunken n+ ground plane which is common to all cells.
  • An implantation step is performed to form the source and drain regions.
  • the invention accordingly comprises the several steps and the relation of one or more of such steps with respect to each of the others, and the apparatus embodying features of construction, combination of elements and arrangement of parts which are adapted to effect such steps, all as exemplified in the following detailed disclosure, and the scope of the invention will be indicated in the claims.
  • FIG. 1 is a schematic view of a sidewall non-volatile memory cell in accordance with a preferred embodiment of the invention
  • FIG. 2 is an elevational view of a sidewall non-volatile memory array in accordance with a preferred embodiment of the invention
  • FIG. 3 A is a plan view of a surrounding gate sidewall EPROM array with fully surrounded pillars in accordance with a preferred embodiment of the invention
  • FIG. 3B is a cross-sectional view of the array taken along the line A-A of FIG. 2;
  • FIG. 4 shows the memory array after the step of etching the silicon pillars in accordance with a preferred embodiment of the invention;
  • FIG. 5 shows the memory array after the steps of growing a gate oxide, depositing a floating gate, etching the sidewall spacers and forming source/drain diffusion and ground lines in accordance with a preferred embodiment of the invention
  • FIG. 6 shows the memory array after the steps of growing the inter-gate dielectric, depositing the control gate material and etching to form word lines in accordance with a preferred embodiment of the invention
  • FIG. 7 shows the memory array with the final silicon island in a row extended to provide more space to contact the word line
  • FIG. 8 shows the memory array after placing all word-line contacts on the same edge of the array.
  • FIG. 9 shows the memory array after the steps of forming a planarizing dielectric layer etching a contact trench to expose the tops of the pillars along the bit line, depositing metal and then etching back the metal to remove the metal between adjacent bit line contact trenches.
  • FIGS. 1, 3 A and 3B show several views of a sidewall non-volatile memory cell 10 in accordance with the invention.
  • Memory cell 10 includes a transistor 12 formed on a sidewall of a silicon pillar 14. Data is stored in cell 10 by injecting charge into floating gate 16 which completely surrounds silicon pillar 14.
  • Transistor 12 includes a drain 18 positioned on top of silicon pillar 14 and a source 20 positioned at a base of silicon pillar 14.
  • Floating gate 16 is separated from drain 18 by a dielectric 19. Current flows in a vertical direction from drain 18 to source 20. Charge is injected into floating gate 16 by hot-electron injection when appropriate programming voltages are applied thereby raising the threshold voltage of the device above the read voltage applied to the word line.
  • Cell 10 also includes a control gate 24 separated from floating gate 16 by an inter-gate dielectric 22.
  • FIG. 2 shows an array 100 of memory cells 10.
  • a plurality of memory cells 10 are arranged in an array of rows extending in a bit line direction and columns extending in a word line direction.
  • Control gate 24 of each cell 10 also serves as a word-line.
  • a continuous word-line is formed by minimizing the space between silicon pillars 14 in the word-line direction so that control gates 24 surrounding silicon pillars 14 merge in the word-line direction.
  • the spacing between silicon pillars 14 in the bit line direction is made slightly larger than in the word line direction so that the word line polysilicon surrounding the pillars does not merge between pillars in adjacent word line rows.
  • Source 20 is shared by all cells 10 and may be arranged in a honeycomb configuration with a single contact located at an edge of array 100.
  • a metal bit- line 26 contacts drain 18 of each cell 10 to form a self-aligned bit line for array 100.
  • Source 20 is formed by a sunken n+ ground plane which is common to each of cells 10 in array 100.
  • the dimension of silicon pillar 14 in the word line direction and the dimension of bit line 26 in the word line direction equals the minimum line width.
  • FIGS. 4-9 illustrate the method of fabricating array 100 of memory cells 10 shown in FIG. 2. Beginning with FIG. 4, a plurality of silicon pillars 14 is formed in a silicon substrate 30 using anisotropic etching.
  • FIG. 5 shows the array after first growing a gate oxide to form dielectric 19 (shown in FIG. 3) over array 100, then depositing polysilicon. An etch is then performed to form floating gates 16. An n+ implantation step then occurs to form drains 18 and source 20.
  • FIG. 6 shows array 100 after the steps of growing inter-gate dielectric 22, depositing another layer of polysilicon material and etching to form control gates 24. Isolation regions between silicon pillars 14 in the direction of the word-line will be completely filled in with gate material so that control gates 24 will be continuous.
  • a word-line contact 40 is formed at the end of each control gate 24 by extending the last silicon pillar in each row to provide additional space to make a contract. This is shown in FIG. 7. It is possible at this point to form a spacer covering the sidewall gate stack to allow selective etching of the planarizing oxide. This will ease the etching tolerances required when exposing the tops of silicon pillars 14 to make contact to bit-lines 26.
  • Word- line contacts 40 can be made with connections alternating from top to bottom of array 100 (not shown) or all on the same side of array 100. This is shown in FIG. 8.
  • FIG. 9 shows array 100 after formation of bit-lines 26.
  • a planarizing dielectric is deposited over array 100 and planarized to fill in the regions between control gates 24 (not shown).
  • Two contact masks are used to form contacts in the array.
  • the first contact mask is used to make contact cuts through the planarizing dielectric to source 20 of array 100 and to each control gate 24 before bit-line metallization is performed.
  • a plug technology is used to fill the contact holes.
  • the second contact mask is used to form bit lines by etching contact trenches within the planarizing dielectric to expose the tops of the pillars along the bit line. Metal is then deposited and etched back so that the metal on the dielectric surface is removed, but the metal within the contact trenches remains, thereby forming self-aligned bit lines.

Abstract

A non-volatile memory cell and array of such cells is provided. The memory cell includes a single transistor floating gate cell fabricated on a sidewall of a silicon pillar etched into a silicon substrate. The memory cells are arranged in an array of rows extending in a bit line direction and columns extending in a word line direction. A substantially smaller cell and array size is realized by limiting the dimension of the pillar and the bit line in the word line direction to be the minimum line width as limited by the lithography.

Description

Non-volatile sidewall memory cell method of fabricating same.
This invention relates generally to a non-volatile memory cell formed on the sidewall of a silicon pillar etched into a silicon substrate and the method of fabricating same. A vertical non-volatile memory cell and array are shown in Patent Abstracts of Japan, Vol. 16 Nr. 297 (E-1226), June 30, 1992, JP-A 4-79369. This memory cell includes a drain region on top of a silicon pillar. The drain region includes a contact opening in the passivating dielectric for connection to a bit line for connection to other cells in the memory array. The dimension of the drain contact opening is the minimum line width of the process lithography. The contact opening lies entirely on the top surface of the silicon pillar. Therefore, the silicon pillar is required to be larger than the minimum lithographically definable diameter to account for the registration tolerance between the edge of the contact opening and the edge of the silicon pillar.
Furthermore, the bit line, which is conventionally an etched metal line, is required to overlap the edge of the drain contact opening to protect the underlying contact region. For this reason, the width of the bit line must be larger than the minimum definable line width. These requirements, resulting from the bit line contact opening lying entirely on the top surface of the pillar, result in a cell size that is larger than would be realized if the drain contact registration tolerances for the silicon pillar and metal bit line could be avoided.
It is an object of the invention to provide a sidewall non-volatile memory cell and array of such cells that avoids the inclusion of registration tolerance within the silicon pillar and bit line dimensions and to have the line width be the minimum lithographically definable dimension, thereby realizing a substantially smaller cell and array size. It is another object of the invention to provide a method of fabricating a memory cell and array of such memory cells which forms minimum line width bit lines and silicon pillars that make contacts having the contact overlapping the edges of the silicon pillar.
It is yet another object of the invention to provide a non-volatile memory cell which has a current drive which is more than twice that of a comparable planar device.
It is still another object of the invention to provide a non- volatile memory cell having a significantly lower bit-line capacitance than found in conventional dense non¬ volatile memory cells. It is still yet a further object of the invention to provide a sidewall non¬ volatile memory cell and array of such cells that substantially reduces the cell size as compared with conventional planar non-volatile cells and thus provides a more dense memory array.
These and other objects of the invention are provided by a memory cell which is implemented using a single transistor floating gate cell that is fabricated on the sidewall of a silicon pillar etched into a silicon substrate. Data is stored by injecting charge into the floating polysilicon gate that completely surrounds the silicon pillar. Current flows in the vertical direction with the drain of the transistor located at the top of the pillar and source lying at the pillar base. Charge is injected into the floating gate by hot-electron injection when the appropriate programming voltages are applied. A second polysilicon layer, separated from the floating gate by a dielectric layer surrounds the floating gate and serves as a control gate.
When the memory cell is implemented in an array, the second polysilicon layer forms a self-aligned word line. This is accomplished by reducing the space between the silicon pillars in the word line direction to the minimum lithographic dimension so that the second polysilicon layer surrounding the floating gate merges together to form a single word line. To insure that the adjacent word lines remain isolated, the spacing between pillars along the bit line direction is made slightly larger than the minimum spacing in the word line direction. Thus, with an optimally thick second polysilicon layer, the polysilicon between pillars in the word line direction will merge, but will remain separate in the bit line direction. Then after selective anisotropic etching of the second polysilicon gate material, isolated continuous word lines are created.
To achieve the smallest possible cell size, the bit line contact opening to the top of the silicon pillar is allowed to overlap the edges of the pillar. The bit line is formed by etching a continuous trench in the planarizing dielectric to expose the tops of all of the pillars along a given bit line. This contact trench opening has a minimum sized width as does the silicon pillar. Following a blanket metal deposition, the metal is etched back so that only the metal within the contact trenches remains while the metal lying on the surface of the dielectric is removed. In this way, the width of the metal bit line is determined by the contact trench width which is the minimum line width.
The resulting cell dimension has a minimum pitch in the word line direction consisting of a minimum sized pillar and a minimum sized spacing between pillars, while in the bit line direction, the pillar has a minimum sized width and a spacing between pillars only slightly larger than the minimum spacing. The overall cell size is thus only slightly larger than the square of the minimum pitch. This is significantly smaller than the conventional planar cells and is also a substantial improvement over the vertical cell with the contact opening lying entirely on top of the silicon pillar.
The source is formed by a sunken n+ ground plane which is common to all cells. An implantation step is performed to form the source and drain regions.
Still other objects and advantages of the invention will in part be obvious and will in part be apparent from the specification.
The invention accordingly comprises the several steps and the relation of one or more of such steps with respect to each of the others, and the apparatus embodying features of construction, combination of elements and arrangement of parts which are adapted to effect such steps, all as exemplified in the following detailed disclosure, and the scope of the invention will be indicated in the claims.
For a fuller understanding of the invention, reference is had to the following description taken in connection with the accompanying drawings, in which:
FIG. 1 is a schematic view of a sidewall non-volatile memory cell in accordance with a preferred embodiment of the invention;
FIG. 2 is an elevational view of a sidewall non-volatile memory array in accordance with a preferred embodiment of the invention;
FIG. 3 A is a plan view of a surrounding gate sidewall EPROM array with fully surrounded pillars in accordance with a preferred embodiment of the invention;
FIG. 3B is a cross-sectional view of the array taken along the line A-A of FIG. 2; FIG. 4 shows the memory array after the step of etching the silicon pillars in accordance with a preferred embodiment of the invention;
FIG. 5 shows the memory array after the steps of growing a gate oxide, depositing a floating gate, etching the sidewall spacers and forming source/drain diffusion and ground lines in accordance with a preferred embodiment of the invention; FIG. 6 shows the memory array after the steps of growing the inter-gate dielectric, depositing the control gate material and etching to form word lines in accordance with a preferred embodiment of the invention;
FIG. 7 shows the memory array with the final silicon island in a row extended to provide more space to contact the word line;
FIG. 8 shows the memory array after placing all word-line contacts on the same edge of the array; and
FIG. 9 shows the memory array after the steps of forming a planarizing dielectric layer etching a contact trench to expose the tops of the pillars along the bit line, depositing metal and then etching back the metal to remove the metal between adjacent bit line contact trenches.
Reference is had to FIGS. 1, 3 A and 3B which show several views of a sidewall non-volatile memory cell 10 in accordance with the invention. Memory cell 10 includes a transistor 12 formed on a sidewall of a silicon pillar 14. Data is stored in cell 10 by injecting charge into floating gate 16 which completely surrounds silicon pillar 14. Transistor 12 includes a drain 18 positioned on top of silicon pillar 14 and a source 20 positioned at a base of silicon pillar 14. Floating gate 16 is separated from drain 18 by a dielectric 19. Current flows in a vertical direction from drain 18 to source 20. Charge is injected into floating gate 16 by hot-electron injection when appropriate programming voltages are applied thereby raising the threshold voltage of the device above the read voltage applied to the word line. Cell 10 also includes a control gate 24 separated from floating gate 16 by an inter-gate dielectric 22. Reference is now also had to FIG. 2 which shows an array 100 of memory cells 10. A plurality of memory cells 10 are arranged in an array of rows extending in a bit line direction and columns extending in a word line direction. Control gate 24 of each cell 10 also serves as a word-line. A continuous word-line is formed by minimizing the space between silicon pillars 14 in the word-line direction so that control gates 24 surrounding silicon pillars 14 merge in the word-line direction. The spacing between silicon pillars 14 in the bit line direction is made slightly larger than in the word line direction so that the word line polysilicon surrounding the pillars does not merge between pillars in adjacent word line rows. Source 20 is shared by all cells 10 and may be arranged in a honeycomb configuration with a single contact located at an edge of array 100. A metal bit- line 26 contacts drain 18 of each cell 10 to form a self-aligned bit line for array 100. Source 20 is formed by a sunken n+ ground plane which is common to each of cells 10 in array 100. The dimension of silicon pillar 14 in the word line direction and the dimension of bit line 26 in the word line direction equals the minimum line width. Reference is now had to FIGS. 4-9 which illustrate the method of fabricating array 100 of memory cells 10 shown in FIG. 2. Beginning with FIG. 4, a plurality of silicon pillars 14 is formed in a silicon substrate 30 using anisotropic etching. The etching also serves to form a word line trench between rows of pillars 14. FIG. 5 shows the array after first growing a gate oxide to form dielectric 19 (shown in FIG. 3) over array 100, then depositing polysilicon. An etch is then performed to form floating gates 16. An n+ implantation step then occurs to form drains 18 and source 20.
Reference is now had to FIG. 6 which shows array 100 after the steps of growing inter-gate dielectric 22, depositing another layer of polysilicon material and etching to form control gates 24. Isolation regions between silicon pillars 14 in the direction of the word-line will be completely filled in with gate material so that control gates 24 will be continuous. A word-line contact 40 is formed at the end of each control gate 24 by extending the last silicon pillar in each row to provide additional space to make a contract. This is shown in FIG. 7. It is possible at this point to form a spacer covering the sidewall gate stack to allow selective etching of the planarizing oxide. This will ease the etching tolerances required when exposing the tops of silicon pillars 14 to make contact to bit-lines 26. Word- line contacts 40 can be made with connections alternating from top to bottom of array 100 (not shown) or all on the same side of array 100. This is shown in FIG. 8.
Reference is now had to FIG. 9 which shows array 100 after formation of bit-lines 26. A planarizing dielectric is deposited over array 100 and planarized to fill in the regions between control gates 24 (not shown). Two contact masks are used to form contacts in the array. The first contact mask is used to make contact cuts through the planarizing dielectric to source 20 of array 100 and to each control gate 24 before bit-line metallization is performed. A plug technology is used to fill the contact holes. The second contact mask is used to form bit lines by etching contact trenches within the planarizing dielectric to expose the tops of the pillars along the bit line. Metal is then deposited and etched back so that the metal on the dielectric surface is removed, but the metal within the contact trenches remains, thereby forming self-aligned bit lines.
It will thus be seen that the objects set forth above among those made apparent from the preceding description, are efficiently attained and, since certain changes may be made in carrying out the above method and in the construction set forth without departing from the spirit and scope of the invention it is intended that all matter contained in the above description and shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.
It is also understood that the following claims are intended to cover all of the generic and specific features of the invention herein described and all statements of the scope of the invention which, as a matter of language, might be said to fall therebetween.

Claims

Claims:
1. A method of forming a non-volatile memory in a silicon substrate of a first conductivity type, said memory including a plurality of pillars arranged in an array of rows extending in a bit line direction and columns extending in a word line direction, said method comprising the steps of: forming said plurality of pillars in said substrate whereby a dimension of each pillar in said word line direction is a minimum line width, each of said pillars being of a first conductivity type; growing a first dielectric layer on said substrate; forming a floating gate around each pillar separated from said pillar by said dielectric layer; implanting an impurity of a second conductivity type to form a drain region on a top of each of said pillars and a single source region in said substrate; growing a second dielectric layer on said substrate; forming a continuous control gate around each floating gate in each word line row separated from said floating gate by said second dielectric layer; and forming a bit line for each row having a dimension in said word line direction equal to said minimum line width, said bit line contacting said drain region of each pillar of said row
2. The method of claim 1, wherein the step of forming said plurality of pillars includes etching said pillars anisotropically in said substrate.
3. The method of claim 1, wherein the step of forming said floating gate includes depositing polysilicon over said dielectric layer and then etching said deposited polysilicon to form said floating gate around each of said pillars.
4. The method of claim 1, further including the step of forming a control gate contact for each control gate by extending one of said pillars in a column.
5. The method of claim 1, wherein the step of forming a bit line includes depositing a further dielectric layer over said array, etching a trench to expose said tops of said pillars in one of said rows, depositing metal over the array and etching back said metal so that said metal remains only in said trench.
6. A non-volatile memory formed on a silicon substrate comprising: a plurality of memory cells arranged in an array of rows of memory cells extending in a bit line direction and columns of memory cells extending in a word line direction, each of said memory cells including a silicon pillar formed in said silicon substrate, a drain region formed on a top side of said pillar, a floating gate surrounding said pillar, separated from said pillar by a first dielectric layer, a second dielectric layer surrounding said floating gate and a control gate surrounding said second dielectric layer; each of said control gates integrally formed to form a single word line for each column; and a bit line joined to each of said drain regions of each memory cell in a row extending in said bit line direction, said dimension of said bit line and said pillar in said word line direction being equal to a minimum line width.
7. The memory of claim 6, further including a source region formed in said substrate, said source region shared by each of said memory cells.
8. The memory of claim 6, wherein a distance between contiguous pillars in a column is the minimum line width.
9. The memory of claim 8, wherein a dimension of one of said pillars in said bit line direction is the minimum line width.
10. The memory of claim 9, wherein a distance between contiguous pillars in said bit line direction is greater than the minimum line width.
PCT/IB1995/000359 1994-06-17 1995-05-16 Non-volatile sidewall memory cell method of fabricating same WO1995035581A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP95916816A EP0714554A1 (en) 1994-06-17 1995-05-16 Non-volatile sidewall memory cell method of fabricating same
KR1019960700804A KR960704358A (en) 1994-06-17 1995-05-16 Non-volatile sidewall memory cell method of fabricating same
JP8501865A JPH09504655A (en) 1994-06-17 1995-05-16 Nonvolatile sidewall memory cell and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/261,511 1994-06-17
US08/261,511 US5432739A (en) 1994-06-17 1994-06-17 Non-volatile sidewall memory cell method of fabricating same

Publications (2)

Publication Number Publication Date
WO1995035581A2 true WO1995035581A2 (en) 1995-12-28
WO1995035581A3 WO1995035581A3 (en) 1996-02-08

Family

ID=22993634

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1995/000359 WO1995035581A2 (en) 1994-06-17 1995-05-16 Non-volatile sidewall memory cell method of fabricating same

Country Status (6)

Country Link
US (2) US5432739A (en)
EP (1) EP0714554A1 (en)
JP (1) JPH09504655A (en)
KR (1) KR960704358A (en)
TW (1) TW275715B (en)
WO (1) WO1995035581A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19626039A1 (en) * 1996-04-12 1997-10-16 Lg Semicon Co Ltd Metal conductive line on semiconductor substrate formation method for integrated circuit
FR2826510A1 (en) * 2001-06-26 2002-12-27 Infineon Technologies Ag Vertical transistor used in computer technology comprises a source region, a drain region, a gate region, and a channel region arranged between the source region and the drain region

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19600307C1 (en) * 1996-01-05 1998-01-08 Siemens Ag Highly integrated semiconductor memory and method for producing the semiconductor memory
US5929476A (en) 1996-06-21 1999-07-27 Prall; Kirk Semiconductor-on-insulator transistor and memory circuitry employing semiconductor-on-insulator transistors
US5990509A (en) * 1997-01-22 1999-11-23 International Business Machines Corporation 2F-square memory cell for gigabit memory applications
US5792690A (en) 1997-05-15 1998-08-11 Vanguard International Semiconductor Corporation Method of fabricating a DRAM cell with an area equal to four times the used minimum feature
US6072209A (en) 1997-07-08 2000-06-06 Micro Technology, Inc. Four F2 folded bit line DRAM cell structure having buried bit and word lines
US5909618A (en) 1997-07-08 1999-06-01 Micron Technology, Inc. Method of making memory cell with vertical transistor and buried word and body lines
US5973356A (en) * 1997-07-08 1999-10-26 Micron Technology, Inc. Ultra high density flash memory
US6150687A (en) * 1997-07-08 2000-11-21 Micron Technology, Inc. Memory cell having a vertical transistor with buried source/drain and dual gates
US6191470B1 (en) 1997-07-08 2001-02-20 Micron Technology, Inc. Semiconductor-on-insulator memory cell with buried word and body lines
US5936274A (en) * 1997-07-08 1999-08-10 Micron Technology, Inc. High density flash memory
US5973352A (en) * 1997-08-20 1999-10-26 Micron Technology, Inc. Ultra high density flash memory having vertically stacked devices
US5914511A (en) * 1997-10-06 1999-06-22 Micron Technology, Inc. Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts
US6528837B2 (en) 1997-10-06 2003-03-04 Micron Technology, Inc. Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor
US6066869A (en) 1997-10-06 2000-05-23 Micron Technology, Inc. Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor
US5907170A (en) * 1997-10-06 1999-05-25 Micron Technology, Inc. Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor
US5960284A (en) * 1997-12-05 1999-09-28 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming vertical channel flash memory cell and device manufactured thereby
US6127226A (en) * 1997-12-22 2000-10-03 Taiwan Semiconductor Manufacturing Company Method for forming vertical channel flash memory cell using P/N junction isolation
US6025225A (en) * 1998-01-22 2000-02-15 Micron Technology, Inc. Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same
US5923063A (en) * 1998-02-19 1999-07-13 Advanced Micro Devices, Inc. Double density V nonvolatile memory cell
US6242775B1 (en) 1998-02-24 2001-06-05 Micron Technology, Inc. Circuits and methods using vertical complementary transistors
US6304483B1 (en) 1998-02-24 2001-10-16 Micron Technology, Inc. Circuits and methods for a static random access memory using vertical transistors
US5963469A (en) 1998-02-24 1999-10-05 Micron Technology, Inc. Vertical bipolar read access for low voltage memory cell
US6246083B1 (en) 1998-02-24 2001-06-12 Micron Technology, Inc. Vertical gain cell and array for a dynamic random access memory
US6373095B1 (en) 1998-02-25 2002-04-16 International Business Machines Corporation NVRAM cell having increased coupling ratio between a control gate and floating gate without an increase in cell area
US5991225A (en) * 1998-02-27 1999-11-23 Micron Technology, Inc. Programmable memory address decode array with vertical transistors
US6124729A (en) * 1998-02-27 2000-09-26 Micron Technology, Inc. Field programmable logic arrays with vertical transistors
US6043527A (en) 1998-04-14 2000-03-28 Micron Technology, Inc. Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device
US6134175A (en) * 1998-08-04 2000-10-17 Micron Technology, Inc. Memory address decode array with vertical transistors
US6208164B1 (en) 1998-08-04 2001-03-27 Micron Technology, Inc. Programmable logic array with vertical transistors
US6204529B1 (en) * 1999-08-27 2001-03-20 Hsing Lan Lung 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate
US6500744B2 (en) 1999-09-02 2002-12-31 Micron Technology, Inc. Methods of forming DRAM assemblies, transistor devices, and openings in substrates
US6306708B1 (en) * 2000-02-02 2001-10-23 United Microelectronics Corp. Fabrication method for an electrically erasable programmable read only memory
KR100821456B1 (en) * 2000-08-14 2008-04-11 샌디스크 쓰리디 엘엘씨 Dense arrays and charge storage devices, and methods for making same
US6566682B2 (en) * 2001-02-09 2003-05-20 Micron Technology, Inc. Programmable memory address and decode circuits with ultra thin vertical body transistors
US6531727B2 (en) * 2001-02-09 2003-03-11 Micron Technology, Inc. Open bit line DRAM with ultra thin body transistors
US6496034B2 (en) * 2001-02-09 2002-12-17 Micron Technology, Inc. Programmable logic arrays with ultra thin body transistors
US6559491B2 (en) * 2001-02-09 2003-05-06 Micron Technology, Inc. Folded bit line DRAM with ultra thin body transistors
US6424001B1 (en) 2001-02-09 2002-07-23 Micron Technology, Inc. Flash memory with ultra thin vertical body transistors
US6744094B2 (en) * 2001-08-24 2004-06-01 Micron Technology Inc. Floating gate transistor with horizontal gate layers stacked next to vertical body
US7160577B2 (en) 2002-05-02 2007-01-09 Micron Technology, Inc. Methods for atomic-layer deposition of aluminum oxides in integrated circuits
US20040004863A1 (en) * 2002-07-05 2004-01-08 Chih-Hsin Wang Nonvolatile electrically alterable memory device and array made thereby
US6657250B1 (en) * 2002-08-21 2003-12-02 Micron Technology, Inc. Vertical flash memory cell with buried source rail
US7297634B2 (en) * 2003-06-06 2007-11-20 Marvell World Trade Ltd. Method and apparatus for semiconductor device and semiconductor memory device
US7550800B2 (en) 2003-06-06 2009-06-23 Chih-Hsin Wang Method and apparatus transporting charges in semiconductor device and semiconductor memory device
US7613041B2 (en) * 2003-06-06 2009-11-03 Chih-Hsin Wang Methods for operating semiconductor device and semiconductor memory device
US7115942B2 (en) * 2004-07-01 2006-10-03 Chih-Hsin Wang Method and apparatus for nonvolatile memory
US7759719B2 (en) * 2004-07-01 2010-07-20 Chih-Hsin Wang Electrically alterable memory cell
US6958513B2 (en) * 2003-06-06 2005-10-25 Chih-Hsin Wang Floating-gate memory cell having trench structure with ballistic-charge injector, and the array of memory cells
US20080203464A1 (en) * 2004-07-01 2008-08-28 Chih-Hsin Wang Electrically alterable non-volatile memory and array
US8378382B2 (en) * 2004-12-30 2013-02-19 Macronix International Co., Ltd. High aspect-ratio PN-junction and method for manufacturing the same
US20060151841A1 (en) * 2005-01-12 2006-07-13 Fuh-Cheng Jong Pillar nonvolatile memory layout methodology
US7326611B2 (en) * 2005-02-03 2008-02-05 Micron Technology, Inc. DRAM arrays, vertical transistor structures and methods of forming transistor structures and DRAM arrays
KR100640639B1 (en) * 2005-04-19 2006-10-31 삼성전자주식회사 Semiconductor device having fine contact and method of manufacturing the same
US7411244B2 (en) 2005-06-28 2008-08-12 Chih-Hsin Wang Low power electrically alterable nonvolatile memory cells and arrays
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
KR100697291B1 (en) * 2005-09-15 2007-03-20 삼성전자주식회사 Non volatile semiconductor memory device and method of fabricating the same
US7554151B2 (en) * 2005-11-03 2009-06-30 Atmel Corporation Low voltage non-volatile memory cell with electrically transparent control gate
US7859026B2 (en) * 2006-03-16 2010-12-28 Spansion Llc Vertical semiconductor device
US8501581B2 (en) * 2006-03-29 2013-08-06 Micron Technology, Inc. Methods of forming semiconductor constructions
US20080277738A1 (en) * 2007-05-08 2008-11-13 Venkat Ananthan Memory cells, memory banks, memory arrays, and electronic systems
US8247861B2 (en) 2007-07-18 2012-08-21 Infineon Technologies Ag Semiconductor device and method of making same
US8072023B1 (en) 2007-11-12 2011-12-06 Marvell International Ltd. Isolation for non-volatile memory cell array
US8120088B1 (en) 2007-12-07 2012-02-21 Marvell International Ltd. Non-volatile memory cell and array
US8710576B2 (en) * 2008-02-12 2014-04-29 Halo Lsi Inc. High density vertical structure nitride flash memory
TWI368299B (en) * 2008-08-15 2012-07-11 Nanya Technology Corp Vertical transistor and array of vertical transistor
US8624312B2 (en) * 2011-04-28 2014-01-07 Freescale Semiconductor, Inc. Semiconductor device structure as a capacitor
US8916920B2 (en) * 2011-07-19 2014-12-23 Macronix International Co., Ltd. Memory structure with planar upper surface
KR20140012864A (en) * 2012-07-23 2014-02-04 에스케이하이닉스 주식회사 Semiconductor device and method for manufacturing the same
JP5815813B2 (en) * 2014-08-04 2015-11-17 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0479369A (en) * 1990-07-23 1992-03-12 Toshiba Corp Nonvolatile semiconductor memory
JPH04155870A (en) * 1990-10-18 1992-05-28 Nec Corp Semiconductor non-volatile memory device and manufacture thereof

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5011526A (en) * 1978-09-20 1991-04-30 Ici Americas Inc. Herbicide compositions of extended soil life
US5017977A (en) * 1985-03-26 1991-05-21 Texas Instruments Incorporated Dual EPROM cells on trench walls with virtual ground buried bit lines
JP2655859B2 (en) * 1988-02-03 1997-09-24 株式会社日立製作所 Semiconductor storage device
US5087584A (en) * 1990-04-30 1992-02-11 Intel Corporation Process for fabricating a contactless floating gate memory array utilizing wordline trench vias
US5071782A (en) * 1990-06-28 1991-12-10 Texas Instruments Incorporated Vertical memory cell array and method of fabrication
US5379255A (en) * 1992-12-14 1995-01-03 Texas Instruments Incorporated Three dimensional famos memory devices and methods of fabricating
US5382540A (en) * 1993-09-20 1995-01-17 Motorola, Inc. Process for forming an electrically programmable read-only memory cell

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0479369A (en) * 1990-07-23 1992-03-12 Toshiba Corp Nonvolatile semiconductor memory
JPH04155870A (en) * 1990-10-18 1992-05-28 Nec Corp Semiconductor non-volatile memory device and manufacture thereof

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
IEEE TRANSACTIONS ON ELECTRON DEVICES, Volume 38, No. 3, March 1991, HIROSHI TAKATO et al., "Impact of Surrounding Gate Transistor (SGT) for Ultra-High-Density LSI's". *
IEEE TRANSACTIONS ON ELECTRON DEVICES, Volume 40, No. 11, November 1993, HOWARD PEIN et al., "A 3-D Sidewall Flash EPROM Cell and Memory Array". *
PATENT ABSTRACTS OF JAPAN, Vol. 16, No. 444, E-1265; & JP,A,4 155 870 (NEC CORP), 28 May 1992 (28.05.92). *
PATENT ABSTRACTS OF JAPAN. Vol. 16, No. 297, E-1226; & JP,A,4 079 369 (TOSHIBA CORP), 12 March 1992 (12.03.92). *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19626039A1 (en) * 1996-04-12 1997-10-16 Lg Semicon Co Ltd Metal conductive line on semiconductor substrate formation method for integrated circuit
DE19626039C2 (en) * 1996-04-12 2003-04-24 Lg Semicon Co Ltd Method of making a metal line
FR2826510A1 (en) * 2001-06-26 2002-12-27 Infineon Technologies Ag Vertical transistor used in computer technology comprises a source region, a drain region, a gate region, and a channel region arranged between the source region and the drain region

Also Published As

Publication number Publication date
TW275715B (en) 1996-05-11
JPH09504655A (en) 1997-05-06
WO1995035581A3 (en) 1996-02-08
KR960704358A (en) 1996-08-31
US5563083A (en) 1996-10-08
US5432739A (en) 1995-07-11
EP0714554A1 (en) 1996-06-05

Similar Documents

Publication Publication Date Title
US5563083A (en) Method of fabricating non-volatile sidewall memory cell
US5576567A (en) Vertical memory cell array and method of fabrication
US6803620B2 (en) Non-volatile semiconductor memory device and a method of producing the same
KR100429954B1 (en) Method of manufacturing semiconductor integrated circuit device including nonvolatile semiconductor memory devices
EP0304896B1 (en) Non-volatile semiconductor memory device and method of the manufacture thereof
US6727544B2 (en) Semiconductor memory including cell(s) with both charge storage layer(s) and control gate laterally surrounding island-like semiconductor layer
US5019879A (en) Electrically-flash-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area
EP2476138B1 (en) A fin-fet non-volatile memory cell and an array
US6809385B2 (en) Semiconductor integrated circuit device including nonvolatile semiconductor memory devices having control gates connected to common contact section
KR100395755B1 (en) Non-volatile memory device and method of fabricating the same
US5313419A (en) Self-aligned trench isolation scheme for select transistors in an alternate metal virtual ground (AMG) EPROM array
US6897520B2 (en) Vertically integrated flash EEPROM for greater density and lower cost
KR20000052310A (en) Non-volatile semiconductor memory device and fabrication method thereof
KR101787488B1 (en) Non-volatile memory device and method of forming the same
US5637897A (en) Nonvolatile semiconductor memory device with dual insulation layers between adjacent gate structures
US6025623A (en) Semiconductor device with high integration density and improved performance
US5385856A (en) Manufacture of the fieldless split-gate EPROM/Flash EPROM
US5414286A (en) Nonvolatile memory, method of fabricating the same, and method of reading information from the same
US6429076B2 (en) Flash EPROM memory cell having increased capacitive coupling and method of manufacture thereof
US5910016A (en) Scalable EPROM array
US6573142B1 (en) Method to fabricate self-aligned source and drain in split gate flash
EP0731983B1 (en) Improved isolation between diffusion lines in a memory array
US6787415B1 (en) Nonvolatile memory with pedestals
EP0521690B1 (en) Non-volatile memory and method of manufacturing the same
KR0172271B1 (en) Method of manufacturing flash eeprom cell

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1995916816

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1995916816

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1995916816

Country of ref document: EP