WO1996006454A1 - RECRYSTALLIZATION METHOD TO SELENIZATION OF THIN-FILM Cu(In,Ga)Se2 FOR SEMICONDUCTOR DEVICE APPLICATIONS - Google Patents

RECRYSTALLIZATION METHOD TO SELENIZATION OF THIN-FILM Cu(In,Ga)Se2 FOR SEMICONDUCTOR DEVICE APPLICATIONS Download PDF

Info

Publication number
WO1996006454A1
WO1996006454A1 PCT/US1995/009809 US9509809W WO9606454A1 WO 1996006454 A1 WO1996006454 A1 WO 1996006454A1 US 9509809 W US9509809 W US 9509809W WO 9606454 A1 WO9606454 A1 WO 9606454A1
Authority
WO
WIPO (PCT)
Prior art keywords
temperature
film
thin
phase
vapor
Prior art date
Application number
PCT/US1995/009809
Other languages
French (fr)
Inventor
David S. Albin
Jeffrey J. Carapella
John R. Tuttle
Miguel A. Contreras
Andrew M. Gabor
Rommel Noufi
Andrew L. Tennant
Original Assignee
Midwest Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Midwest Research Institute filed Critical Midwest Research Institute
Priority to EP95929367A priority Critical patent/EP0724775A4/en
Priority to JP8508088A priority patent/JPH09506475A/en
Priority to AU32747/95A priority patent/AU3274795A/en
Publication of WO1996006454A1 publication Critical patent/WO1996006454A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
    • H01L31/0264—Inorganic materials
    • H01L31/032—Inorganic materials including, apart from doping materials or other impurities, only compounds not provided for in groups H01L31/0272 - H01L31/0312
    • H01L31/0322—Inorganic materials including, apart from doping materials or other impurities, only compounds not provided for in groups H01L31/0272 - H01L31/0312 comprising only AIBIIICVI chalcopyrite compounds, e.g. Cu In Se2, Cu Ga Se2, Cu In Ga Se2
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/541—CuInSe2 material PV cells
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention is related generally to preparation of thin-film compounds and more particularly to preparing thin-film compounds of Cu(In,Ga)(Se,S) 2 in semiconductor devices.
  • CuInSe 2 copper-indium-diselenide
  • CuGaSe 2 copper-gallium-diselenide
  • Cu(In,Ga)Se 2 copper-indium-gallium-diselenide all of which are sometimes generically referred to as Cu(In,Ga)Se 2
  • Sulphur can also be, and sometimes is, substituted for selenium, so the compound is sometimes also referred to even more generically as Cu(In,Ga)(Se,S) 2 to comprise all of those possible combinations.
  • Figure 1 is a cross-sectional view of a beginning stage of ternary, two-phase polycrystalline growth of CuInSe 2 :Cu x Se on a conducting substrate in a first step of a preferred embodiment process according to the present invention
  • Figure 2 is a cross-sectional illustration of an intermediate polycrystalline growth stage of the first step of the preferred embodiment process of this invention
  • Figure 3 is a cross-sectional illustration of the final stage of the first step of the preferred embodiment process of this invention
  • Figure 4 is a cross-sectional illustration of the beginning of the second step of the preferred embodiment process of this invention
  • Figure 5 is a cross-sectional illustration of another optional resulting polycrystalline structure produced according to the present invention that is suitable for heterojunction applications;
  • Figure 6 is a cross-sectional illustration of one optional resulting polycrystalline structure produced according to the present invention that is suitable for homojunction applications;
  • Figure 7 is a Cu 2 Se-In 2 Se 3 pseudobinary phase diagram that is useful in describing and understanding the processes of the present invention.
  • Figure 8 is a cross-sectional view of a substrate illustrating sequential deposition of the metal precursors on a substrate
  • Figure 9 is a cross-sectional view of a substrate illustrating codeposition of the metal precursors on a substrate
  • Figure 10 is a time-flux diagram illustrating codeposition parameters of the metal precursor
  • Figure 12 is a I-V photovoltaic response diagram of devices made with several In deposition thicknesses for recrystallization according to this invention and compared with a control device made without In for recrystallization;
  • Figure 13 is an official measurement of a 11.2% non-Ga containing CuInSe j device made by this invention.
  • the processes of the present invention comprise steps for fabricating high-quality, thin-film Cu(In,Ga)(Se,S) 2 - based semiconductor devices that have photovoltaic effects and are especially adaptable for solar cell applications.
  • the process that is the focus of this embodiment of this invention has a number of steps and advantages in common with the process described and claimed in the U.S. Patent application, Serial No. 08/045,860, filed on 12 April 1993, which has been allowed and is incorporated herein by reference. Therefore, for clarity, substantial portions of this description include the embodiment in that patent application, referenced hereinafter as "the first process embodiment, and the specific variations and steps of the improved process embodiment according to this invention are called “the second process embodiment"
  • the first step of a first process embodiment according to principles of this invention is to deposit or grow a high-conductivity, very Cu-rich, phase-separated mixture ofmonocrystalline or large-grain [CuInSeJgrfCU j SeJ j . j (O ⁇ ⁇ l, 1 ⁇ x ⁇ 2), followed by an annealing and recrystallization of the Cu x Se phase.
  • T e second step of this first process embodiment includes keeping the temperature high enough to maintain a liquid-rich Cu x Se environment and either depositing In-rich material, such as In and Se, sequential or codepositing the binary In y Se, in a Se gas overpressure environment to form the desired CuIn.Se y compound, as will be described in more detail below.
  • the first step of the first process embodiment may start by beginning the deposition of the Cu-rich thin-film of CuInSe 2 :Cu x Se on a substrate 12.
  • the substrate 12 may be, for example, soda-lime silica glass or amorphous 7059 glass.
  • the deposition can be on the bare glass substrate 12, but it may be preferable to include a smooth metallic surface 14, such as a one micrometer (l ⁇ ) layer of molybdenum (Mo).
  • the Cu, In, and Se components are in the Cu-rich range, i.e., where the mole % of In and Se is in the range between 0%-50%, and at temperatures under about 790°C, the 0111186 2 and Cu.Se phases are separated. Therefore, as Cu, In, and Se are deposited in the first process embodiment on the Mo-coated substrate 12 in Figure 1 in a very Cu-rich mixture, preferably comprising about 40-50 at. % Cu, at a substrate temperature greater than 500 °C (preferably about 500°-550°C), the CuInSej crystalline structures 16 grow separate from the Cu.Se crystalline structures 18, Le., they are phase- separated.
  • this structure is then preferably annealed in a Se atmosphere, such as Se or H 2 Se vapor, at a temperature of about 500° -550 °C.
  • a Se atmosphere such as Se or H 2 Se vapor
  • any solid Cu.Se 18 is converted to liquid Cu.Se, and a growth recrystallization is believed to occur in a liquid flux environment of the Cu.Se binary phase.
  • This growth/recrystallization process encourages monocrystalline (112), large-grain growth (2-10 ⁇ m), which is a superior morphology for device-quality electronic properties.
  • the resulting structure of Figure 3 is referred to as the large-grain precursor 20, which forms the structural platform for a thin-film electronic device fabricated according to the second step of this first process embodiment described below.
  • the excess CU j Se 18 in the large-grain precursor structure 20 is converted to a CuIn y Se 2 material by exposure to an activity of In and Se at elevated temperatures for a period of time, as illustrated in Figure 4.
  • the In and Se exposure can be in the form of In vapor 22 and Se vapor 24, as illustrated in Figure 4, or it can be In y Se solid, such as the In 2 Se 3 illustrated in Figure 7, with no Cu content.
  • the Cu x Se overlayer 18 absorbs and combines with the In 22 to form the desired CuIn y Se z material.
  • this conversion of Cu.Se to a Q-Iri y Se- material can be accomplished by sequential deposition of In and Se on the precursor structure 20.
  • the characteristic of the CuIn y Se z material can be controlled by maintaining the temperature during this second step of the process, as described below.
  • a high -temperature treatment option of the second step of this first process embodiment such as in the range of about 500° -600 °C, is illustrated in Figure 4, and the resulting nearly homogenous film structure 40 is shown in Figure 5.
  • the Cu x Se overlayer 18 forms a liquid flux, while the CuInSe 2 underlayer 16 remains substantially solid.
  • the In vapor 22 condenses to liquid phase 26 at the surface of the Cu.Se overlayer 18.
  • the liquid In 26 and Se gas 24 contacts the overlayer 18, where it combines at the surface with the excess Cu x Se to form additional CuInSe 2 , as shown at 28.
  • CuInSej remains in solution while it diffuses, as shown at 30, through the Cu.Se overlayer 18 to the liquid-solid interface 32, where it nucleates and "epitaxial" builds on the original CuInSe 2 crystalline structures 16, as shown at 34.
  • the nucleation can be described as:
  • This recrystallization process in this first process embodiment is self-limiting in that, if the Se to In ratio is lowered, the process rejects In in the form of In y Se when the surface converts from Cu-rich to Cu-poor. It may be slightly Cu-rich or slightly Cu-poor, depending on the extent of Cu.Se recrystallization in this second step.
  • the self- limiting nature of the reaction in this first process embodiment makes it unnecessary to regulate the In precisely, thus, this first process embodiment is especially conducive to commercial processing.
  • the nature of the surface 42 of structure 40 is known to be Cu-poor with a composition equivalent to the CuIn 3 Se 5 phase and is nearly planar and smooth. Proper engineering of this surface 42 can lead to a layer of CuIn 3 Se 5 of sufficient thickness to produce a shallow homojunction, which in turn may not require the thin CdS buffer layer to make an operational solar cell.
  • This film structure 40 which is essentially p-type
  • CuInSe j can be used on one side of a heterojunction device, as will be obvious to persons having ordinary skill in this art, by overlaying it with a different material, such as a CdS and ZnO window layer (not shown).
  • a different material such as a CdS and ZnO window layer (not shown).
  • a lower temperature treatment option in the second step of this first embodiment process according to principles of this invention such as in the range of about 300°-
  • the deposition can be accomplished by sputtering of the two compounds CuInSe 2 and Cu.Se in the first step, either concurrently or sequentially, followed by or concurrently with Se treatment, or by co-evaporation of the constituent elements in an ove ⁇ ressure of Se, or by any combination of methods that will produce a phase- separated mixture of these compounds for the first process embodiment described above.
  • the initial deposition does not have to include both of the compounds Cu(In,Ga)Se 2 and Cu.Se for the large-grain precursor mixture. It can start instead with an initial deposition of a binary Se precursor as an extreme case of the Cu(In,Ga)Se 2 :Cu 2 .
  • an initial deposition of In 2 Se 3 could be made in conjunction with a larger amount of Cu 2 Se.
  • the goal, regardless of which combination or sequence of materials deposition is used, is to achieve the Cu-rich, phase- separated growth of the Cu(In,Ga)Se 2 :Cu.Se mixture in the first step of this first process embodiment so that the second step can proceed according to that portion of this invention.
  • additional Cu as well as, or instead of, the additional In can be inco ⁇ orated in the second step.
  • This second process embodiment starts by depositing only the metal precursors, Cu and In and/or Ga, on the substrate 12 in a slightly Cu-rich proportion.
  • the precursor is annealed and selenized at a moderate temperature of 400 C C-450°C to form a Cu-rich CIGS (copper-indium- gallium-selenium) film.
  • This Cu-rich film is then exposed to a flux of In and/or Ga as the temperature is being ramped up to about 550 °C, and the resulting mixture is annealed at that temperature to produce a slightly Cu-poor compound.
  • the CIGS film and substrate are then cooled in an overpressure of Se and/or S.
  • the resulting semiconductor films can be used for fabricating solar cells with efficiencies in excess of 12% total-area efficiency.
  • the recrystallization approach to CIS or to CIGS thin-film fabrication begins with depositing the metal precursors, Cu and In and/or Ga, on a substrate 12 or on a Mo layer 14 on a substrate 12, similar to the substrate 12 and Mo layer 14 shown in Figure 1.
  • the Cu and (In,Ga) should be deposited in amounts such that the atomic proportion of Cu/(ln,Ga) is greater than unity, Le., Cu-rich. It is preferred that this proportion at this first step of the process be in the range of about 1.0 ⁇ [Cu/(In,Ga)] ⁇ 1.1.
  • the deposition process can be e.g., evaporation, co-evaporation, sputtering, electrodepositing, or any other state-of-the-art deposition technique. It can also be done at atmospheric pressure, but no oxygen can be present. Therefore, it is advantageous to perform this deposition of the metal precursors in a vacuum in the range of 10 "4 to 10 '6 torr.
  • the sequential deposition or co-deposition of Cu and (In,Ga) in the first step described above can be done at low or room temperature, which is advantageous over the hot deposition for the first process embodiment described above, for several reasons.
  • the glass substrate 12 loses its structural rigidity in the 500°C-600°C temperature range and can become somewhat plastic, and it is difficult to heat large sheets of glass uniformly. Therefore, it is difficult to heat large area glass substrates 12 and support them sufficiently to prevent temperature variations and sagging in such large area substrates 12 during prolonged elevated temperatures.
  • In is a solid at room temperature, it liquifies and vaporizes with consequent substantial loses of In from the system at the elevated temperatures used in the first process embodiment described above. It is about ten times as expensive as Cu, so excessive loss of In is undesirable from a commercial perspective.
  • Ga is a liquid at room temperature, so it is even more vulnerable than In to vaporization and excessive loss during elevated temperature deposition.
  • the metal precursors, Cu and (In,Ga) are deposited on the substrate in Cu- rich proportions, as described in the first step above, the annealing, exposure to an activity of (In,Ga) and Se, and recrystallization parts of the process are performed to make the final CIS or CGIS film slightly Cu-poor, which appears to result in die best CIS or CIGS photovoltaic devices, at least when they are produced according to the process of this invention.
  • the substrate 12 containing the Cu-rich mixture of metal precursors is heated to an annealing temperature in a flux or ove ⁇ ressure of Se and maintained at that annealing temperature to fabricate a Cu-rich, two phase film comprising Cu(In,Ga)Se and Cu.Se similar to the mixture of Figure 3 for the first process embodiment described above.
  • this anneal is preferably done at a moderate temperature in the range of 400°C-500°C (preferably about 450°C), rather than the high temperature of 500°C-600°C used in the first process embodiment described above, so the Cu.Se phase is not a liquid as was illustrated in Figure 3.
  • the Se vapor ove ⁇ ressure is started and the temperature of the substrate and homogenized co- deposited precursor 60 or sequentially deposited precursor 62, 64 is ramped up to the moderate temperature anneal of 400°C-500°C (preferably about 450°C), where it is maintained for fifteen to twenty-five minutes (preferably about twenty minutes).
  • the phase-separated mixture starts to form from the precursors Cu 62 and (In,Ga) 64 during this temperature increase. Because the precursor proportions were deposited Cu-rich, as described above, the resulting phase-separated mixture will include Cu(In,Ga)Se 2 and Cu x Se.
  • the Se ove ⁇ ressure during the ramp-up of temperature to the moderate temperature anneal should be enough to bind any free In in a more Se-rich In 2 Se 3 compound instead of the more Se-poor In 2 Se, because the more Se-rich In 2 Se 3 is less volatile than In 2 Se and rriinimizes loss of In from the system.
  • the Se ove ⁇ ressure on the Cu-Se compounds tends to make more Se-rich Cu-Se compounds as well, such as CuSe or CuSej, instead of Cu 2 Se, and these more Se-rich compounds have lower melting and vaporization temperatures.
  • both Cu(In,Ga) Se 2 and Cu x In are solids at the moderate 400°C-500°C temperature anneal, Cu loss is mir-imal, and the selenization that occurs from the Se ove ⁇ ressure during this moderate temperature anneal is essentially depositing Se on solid Cu(Ln,Ga)Se 2 and Cu.Se.
  • the Se ove ⁇ ressure is maintained, and d e temperature of the Cu(In,Ga)Se 2 :Cu.Se film is ramped up again to the recrystallization temperature range of 500°C-600°C (preferably about 550°), where the Cu(In,Ga)Se 2 is solid and the Cu x Se is liquid, as in the first process embodiment described above.
  • a flux of (In,Ga) is evaporated along with the Se ove ⁇ ressure onto the Cu(In,Ga)Se 2 :Cu x Se surface.
  • the Se ove ⁇ ressure is maintained after the In exposure is stopped and during a short recrystallization or high temperature anneal in the 500 °C-600 C C range (preferably about 550°C).
  • This recrystallization or high temperature anneal period is about five to fifteen minutes (preferably about ten minutes) duration, during which recrystallization of the excess Cu-Se in the previously Cu-rich, two phase Cu(In,Ga)Se 2 :Cu x Se film combines with the additional In and Se from the exposure during the last temperature transition to form additional Cu(Ln,Ga)Se 2 .
  • Recrystallization is the process in which large grain crystalline or polycrystalline structures are grown epitaxially from liquid or small grain compounds.
  • Enough In is added during the temperature transition described above to in effect compensate for the excess Cu in the precursor and results in a slightly Cu-poor film at the end of the recrystallization or high temperature anneal step described above, e.g., 0.93 ⁇ [Cu/(In,Ga)] ⁇ 0.97. Consequently, a finishing surface effect of Cu-poor Cu ⁇ Se, or CuIn 3 Se 5 is left on the film surface.
  • This post-selenization In x Se reaction can be performed on Cu-rich selenized films with or without air exposure of the Cu-rich film prior to die In x Se treatment described above.
  • the Se ove ⁇ ressure is maintained to prevent loss of In while the temperature of the film is ramped down to the range of 250°C-350°C (preferably about 300°C), whereupon the Se ove ⁇ ressure is removed and the temperature continues to ramp down to room temperature.
  • the rate at which the temperature is decreased depends on tiiermal stresses in the film — die slower the better. It has been found that ramping down film temperature at the rate of about 12.5 ° C per minute is satisfactory.
  • This Cu-rich co-deposition of Cu and In precursors was performed by physical vapor deposition (PVD) in a vacuum chamber under a vacuum of 10 "6 torr at room temperature. Then, as shown in Figure 11, the substrate and precursors were heated up as indicated by line 72, at a rate of about 50°C/minute to the low temperature anneal 74 of about 100°C to homogenize to precursor mixture.
  • PVD physical vapor deposition
  • the Se vapor ove ⁇ ressure was started with a flux rate of 20 A/second, and the temperature was ramped up again, as shown by line 76, at a rate of about 50°C/minute to the moderate temperature anneal stage 78 of about 450 °C.
  • This moderate temperature anneal step 78 still rnaintaining the selenization flux rate of 20 A/second, is held at 450 °C for twenty minutes to finish formation of the phase- separated mixture CuInSe 2 :Cu x Se.
  • this moderate temperature anneal step 78 there is not yet any additional exposure to In.
  • In evaporation is commenced, as indicated at 82, at a flux rate of about 4 A/second, while also maintaining the Se vapor flux at 20 A/second.
  • the temperature is ramped up again as shown at 84 at a rate of about 16.7°C/minute to reach the recrystallization or high anneal temperature of 550 C C in six minutes.
  • the In vapor deposition is stopped as shown at 88 approximately one to two minutes before reaching the high temperature anneal 90 such that a total In thickness of about 50 ⁇ A is used during this step.
  • the film is then cooled as shown at 92 at a rate of 12.5 °C/minute while maintaining the 20 A/second flux rate of Se ove ⁇ ressure down to 300 °C, whereupon the Se ove ⁇ ressure is turned off at 94 and the finished film is cooled as shown at 96 to room temperature.
  • the film sample C shown in Figure 12 characteristic of the before-mentioned 500A In-treatment (with MgF 2 antireflective (AR) coating is compared with three otiier samples (A, B, and D) in which no In, 82 ⁇ A of In, and 500A of In in conjunction with an improved Mo-back contact were used, respectively.
  • the Mo-back contact comprised of two distinct Mo layers (i.e., bi-layer Mo in a thin porous layer which adheres strongly to the glass followed by a thicker, denser layer which has much lower sheet resistance.
  • the composite Mo layer exhibits high adhesion and low sheet resistance.
  • Top surface preparation was with a cadmium sulfide/zinc oxide (CdS/ZnO) window and an aluminum (Al) grid.
  • the TV curves for these samples in Figure 12 show that systematic variation in fillfactor (FF), open-circuit voltage (V ⁇ ), and short circuit current density (J ⁇ ) were observed with increasing amounts of In.
  • the V ⁇ . decreases slightiy with increasing In used during the recrystallization step 86 ( Figure 11), but J x increases substantially.
  • Figure 12 also shows tiiat when large amounts of In were used, lst-quadrant roll-over is more pronounced, but it could be avoided with lesser amounts of In.
  • An official measurement of the device I-V curve data for a 517 A-In treatment is shown in Figure 13, where an efficiency of 11.2% was confirmed.

Abstract

A process for fabricating slightly Cu-poor thin-films of Cu(In,Ga)Se2 on a substrate (12) for semiconductor device applications includes the steps of forming initially a slightly Cu-rich, phase separated, mixture of Cu(In,Ga)Se2:CuxSe on the substrate (12) in solid form followed by exposure of the Cu(In,Ga)Se2:CuxSe solid mixture to an overpressure of Se vapor and (In,Ga) vapor for deposition on the Cu(In,Ga)Se2:CuxSe solid mixture while simultaneously increasing the temperature of the solid mixture toward a recrystallization temperature (about 550 °C) at which Cu(In,Ga)Se2 is solid and CuxSe is liquid. The (In,Ga) flux is terminated while the Se overpressure flux and the recrystallization temperature are maintained to recrystallize the CuxSe with the (In,Ga) that was deposited during the temperature transition and with the Se vapor to form the thin-film of slightly Cu-poor Cux(In,Ga)ySez. The initial Cu-rich, phase separated large grain mixture of Cu(In,Ga)Se2:CuxSe can be made by sequentially depositing or co-depositing the metal precursors, Cu and (In,Ga), on the substrate (12) at room temperature, ramping up the thin-film temperature in the presence of Se overpressure to a moderate anneal temperature (about 450 °C) and holding that temperature and the Se overpressure for an annealing period. A nonselenizing, low temperature anneal at about 100 °C can also be used to homogenize the precursors on the substrates before the selenizing, moderate temperature anneal.

Description

Recrystallization Method to Selenization of Thin-Film
Figure imgf000003_0001
Contractual Origin of Invention:
The United States Government has rights in this invention under Contract No. DE-AC36-83CH 10093 between the U.S. Department of Energy and the National Renewable Energy Laboratory, a Division of Midwest Research Institute. This application is a continuation-in-part of Serial No. 08/045,860 filed on 12 April 1993, entitled, "Enhanced Quality Thin Film Cu(In,Ga)Se2 for Semiconductor Device Application by Vapor- Phase Recrystallization." Technical Field:
The present invention is related generally to preparation of thin-film compounds and more particularly to preparing thin-film compounds of Cu(In,Ga)(Se,S)2 in semiconductor devices. Background Art:
Thin-films of copper-indium-diselenide (CuInSe2), copper-gallium-diselenide (CuGaSe2), and copper-indium-gallium-diselenide
Figure imgf000003_0002
all of which are sometimes generically referred to as Cu(In,Ga)Se2 have become the subject of considerable interest and study for semiconductor devices in recent years. Sulphur can also be, and sometimes is, substituted for selenium, so the compound is sometimes also referred to even more generically as Cu(In,Ga)(Se,S)2 to comprise all of those possible combinations. They are of particular interest for photovoltaic device or solar cell absorber applications because of solar energy to electrical enery conversion efficiencies that have been shown to exceed seventeen percent (17%) in active areas and to approach seventeen percent (17%) in total areas, which is quite high for current state-of-the-art solar cell technologies. It has been generally believed by persons skilled in this art that the best electronic device properties, thus the best conversion efficiencies, are obtained when the mole percent of copper is about equal to the mole percent of the indium, the gallium, or the combination of the indium and gallium in the Cu(In,Ga)Se2 compound or alloy. The selenium content will not generally be important to the electronic properties of the semiconductor if the growth conditions supply sufficient selenium so that it comprises about fifty atomic percent (50 at. %) of the Cu(In,Ga)Se2 compound to form the desired crystal lattice structures.
Although the growth of single crystal CuInSe2 has been studied, such as in the U.S. Patent No. 4,652,332, issued to T. Ciszek, the use of polycrystalline thin films is really more practical. Sputter depositing a ternary single phase CuInSβj layer, including the ability to determine the properties of the thin film, such as multilayer structures, by varying the sputter process parameters, is described by U.S. Patent No. 4,818,357, issued to Case et al. However, the two fabrication methods of choice are: (1) Physical vapor deposition of the constituent elements, exemplified by the process disclosed in U.S. Patent No. 5,141,564, issued to Chen et al., which is generally used as a research tool and (2)
The selenization of Cu/In metal precursors by either H2Se gas or Se vapor. The selenization technology generally exemplified by the processes described in U.S. Patent No. 4,798,660, issued to Ermer et al., U.S. Patent No. 4,915,745, issued to Pollock et al, and U.S. Patent No. 5,045,409, issued to Eberspacher et al., is currently favored for manufacturing processes. However, thin-films produced by the selenization processes usually suffer from macroscopic spacial nonuniformities that degrade performance and yield, and reproducible consistent quality from run to run is difficult to obtain and unpredictable. Also, some of the key materials, such as indium and gallium, are very expensive, and current processes are somewhat wasteful of these materials. Therefore, working with Cu(In,Ga)(Se,S)2 material has still been difficult, particularly when scaling up, so it has yet to be commercialized. Disclosure of Invention:
Accordingly, it is a general object of this invention to provide a process that produces a better quality Cu(In,Ga)(Se,S)2 thin-film more consistently and more predictably than previously known processes.
It is also an object of this invention to provide a method of producing high-quality Cu(In,Ga)(Se,S)2 homojunctions more consistendy and with more efficient and cost effective utilization of materials.
Another object of the present invention is to provide a process capable of fabricating films of Cu(In,Ga)(Se,S)2 that are smooth and do not require additional processing for photovoltaic characteristics that have applications in solar and non-solar cell functions. Still another object of this invention is to provide a process for producing high quality Cu(In,Ga)Se2 thin-films that does not require precise control of the ratio of Cu/(In,Ga) during processing, thus can be scaled up easily to production of large areas and to commercial quantities. Additional objects, advantages, and novel features of the present invention will be set forth in part in the description that follows and in part will become apparent to those skilled in die art upon examination of the following description and drawings or may be learned by the practice of the invention or may be realized and attained by means of the instrumentalities and in combinations particularly pointed out in the appended claims. To achieve the foregoing and other objects and in accordance with the purpose of the present invention, as embodied and broadly described herein, the method of this invention may comprise the steps of depositing thin-film metal precursors Cu+(In,Ga) in a Cu-rich ratio of Cu/(In,Ga)>l on a substrate, annealing the precursors at a moderate temperature (about 450 °C) in the presence of a Se overpressure to form thin-film Cu(In,Ga)Se2:Cu.Se phase-separated mixtures adding an (In,Ga) vapor exposure to the thin-film phase-separated mixtures in the Se overpressure while ramping the temperature up from the moderate temperature to a higher recrystallization temperature (about 550°C), maintaining the thin-film in the Se overpressure at the higher recrystallization temperature for a period of time to allow the Cu.Se and Ln,Ga+Se to form a slightly Cu- poor thin-film Cux(In,Ga)vSez compound, and then ramping down the temperature of the thin-film while maintaining the Se overpressure Brief Description of Drawings:
The accompanying drawings, which are incorporated in and form a part of the specifications, illustrate the preferred embodiments of the present invention, and together with the description serve to explain the principles of the invention.
In the Drawings:
Figure 1 is a cross-sectional view of a beginning stage of ternary, two-phase polycrystalline growth of CuInSe2:CuxSe on a conducting substrate in a first step of a preferred embodiment process according to the present invention; Figure 2 is a cross-sectional illustration of an intermediate polycrystalline growth stage of the first step of the preferred embodiment process of this invention; Figure 3 is a cross-sectional illustration of the final stage of the first step of the preferred embodiment process of this invention;
Figure 4 is a cross-sectional illustration of the beginning of the second step of the preferred embodiment process of this invention; Figure 5 is a cross-sectional illustration of another optional resulting polycrystalline structure produced according to the present invention that is suitable for heterojunction applications;
Figure 6 is a cross-sectional illustration of one optional resulting polycrystalline structure produced according to the present invention that is suitable for homojunction applications;
Figure 7 is a Cu2Se-In2Se3 pseudobinary phase diagram that is useful in describing and understanding the processes of the present invention;
Figure 8 is a cross-sectional view of a substrate illustrating sequential deposition of the metal precursors on a substrate; Figure 9 is a cross-sectional view of a substrate illustrating codeposition of the metal precursors on a substrate;
Figure 10 is a time-flux diagram illustrating codeposition parameters of the metal precursor;
Figure 11 is a time-temperature diagram illustrating parameters of the selenization anneal and recrystallization steps of forming the slightly Cu-poor CIGS thin-film from a precursor fabricated according to this the recipe shown in Figure 10;
Figure 12 is a I-V photovoltaic response diagram of devices made with several In deposition thicknesses for recrystallization according to this invention and compared with a control device made without In for recrystallization; Figure 13 is an official measurement of a 11.2% non-Ga containing CuInSej device made by this invention; and
Figure 14 is a time-flux diagram similar to Figure 10, but illustrating parameters for one method of including Ga as a precursor. Detailed Description of the Preferred Emhodiments:
The processes of the present invention comprise steps for fabricating high-quality, thin-film Cu(In,Ga)(Se,S)2 - based semiconductor devices that have photovoltaic effects and are especially adaptable for solar cell applications. The process that is the focus of this embodiment of this invention has a number of steps and advantages in common with the process described and claimed in the U.S. Patent application, Serial No. 08/045,860, filed on 12 April 1993, which has been allowed and is incorporated herein by reference. Therefore, for clarity, substantial portions of this description include the embodiment in that patent application, referenced hereinafter as "the first process embodiment, and the specific variations and steps of the improved process embodiment according to this invention are called "the second process embodiment"
For purposes of simplicity, the description of the processes and claims of this invention will focus primarily on CuInSe2 - based structures. However, it should be understood that Ga or various combinations of In^.Gaj may be substituted for the In component, and that S or various combinations of Se,.ySy may be substituted for the Se component described in these processes and that such substitutions are considered to be equivalents for purposes of this invention. Also, as mentioned above, where several elements can be combined with or substituted for each other, such as In and Ga, or Se and S, in the component to which this invention is related, it is not uncommon in this art to include in a set of parentheses those elements that can be combined or interchanged, such as (In,Ga) or (Se,S). The descriptions in this specification sometimes use this convenience. Finally, also for convenience, the elements are discussed with their commonly accepted chemical symbols, including copper (Cu), indium (In), gallium (Ga), selenium (Se), sulphur (S), hydrogen (H), and molybdenum (Mo), and the like. The first step of a first process embodiment according to principles of this invention is to deposit or grow a high-conductivity, very Cu-rich, phase-separated mixture ofmonocrystalline or large-grain [CuInSeJgrfCUjSeJj.j (O≤δ ≤ l, 1 ≤x≤ 2), followed by an annealing and recrystallization of the CuxSe phase. T e second step of this first process embodiment includes keeping the temperature high enough to maintain a liquid-rich CuxSe environment and either depositing In-rich material, such as In and Se, sequential or codepositing the binary InySe, in a Se gas overpressure environment to form the desired CuIn.Sey compound, as will be described in more detail below. Referring now to Figure 1, the first step of the first process embodiment, according to this invention, may start by beginning the deposition of the Cu-rich thin-film of CuInSe2:CuxSe on a substrate 12. The substrate 12 may be, for example, soda-lime silica glass or amorphous 7059 glass. The deposition can be on the bare glass substrate 12, but it may be preferable to include a smooth metallic surface 14, such as a one micrometer (lμ) layer of molybdenum (Mo).
As illustrated in the phase diagram of Figure 7, when the Cu, In, and Se components are in the Cu-rich range, i.e., where the mole % of In and Se is in the range between 0%-50%, and at temperatures under about 790°C, the 01111862 and Cu.Se phases are separated. Therefore, as Cu, In, and Se are deposited in the first process embodiment on the Mo-coated substrate 12 in Figure 1 in a very Cu-rich mixture, preferably comprising about 40-50 at. % Cu, at a substrate temperature greater than 500 °C (preferably about 500°-550°C), the CuInSej crystalline structures 16 grow separate from the Cu.Se crystalline structures 18, Le., they are phase- separated. Also, the melting point of the CU Se is lower than the melting point of CuInSej. Therefore, it is preferable for this first process embodiment to maintain the substrate in the above-described temperature range, where the CuInSej is a solid, and the CuxSe is substantially in a liquid flux. Then, as the deposition process continues, as illustrated in Figure 2, the CuInSe2 phase crystals 16 tend to grow together on the Mo layer 14, displacing the more liquid Cu.Se phase 18 outwardly. The end result of the deposition stage of the first step illustrated in Figure 3, is a large-grain CuInSe2 phase 16 adhered to the Mo coating 14 with an overlayer of the Cu.Se material 18 on its outer surface. If the CuLnSe2 and Cu.Se compounds are deposited sequentially or at lower temperatures for this first process embodiment, this structure is then preferably annealed in a Se atmosphere, such as Se or H2Se vapor, at a temperature of about 500° -550 °C. In this annealing stage, any solid Cu.Se 18 is converted to liquid Cu.Se, and a growth recrystallization is believed to occur in a liquid flux environment of the Cu.Se binary phase. This growth/recrystallization process encourages monocrystalline (112), large-grain growth (2-10 μm), which is a superior morphology for device-quality electronic properties. The resulting structure of Figure 3 is referred to as the large-grain precursor 20, which forms the structural platform for a thin-film electronic device fabricated according to the second step of this first process embodiment described below. In the second step of the first process embodiment of this invention, the excess CUjSe 18 in the large-grain precursor structure 20 is converted to a CuInySe2 material by exposure to an activity of In and Se at elevated temperatures for a period of time, as illustrated in Figure 4. The In and Se exposure can be in the form of In vapor 22 and Se vapor 24, as illustrated in Figure 4, or it can be InySe solid, such as the In2Se3 illustrated in Figure 7, with no Cu content. With the substrate 12 and large-grain precursor structure 20 maintained in the range of about 300° -600 °C, the CuxSe overlayer 18 absorbs and combines with the In 22 to form the desired CuInySez material. Alternatively, this conversion of Cu.Se to a Q-IriySe- material can be accomplished by sequential deposition of In and Se on the precursor structure 20. The characteristic of the CuInySez material can be controlled by maintaining the temperature during this second step of the process, as described below.
A high -temperature treatment option of the second step of this first process embodiment, such as in the range of about 500° -600 °C, is illustrated in Figure 4, and the resulting nearly homogenous film structure 40 is shown in Figure 5. Essentially, at temperatures in the range of about 500° -600 °C, preferably at about 550 °C, the CuxSe overlayer 18 forms a liquid flux, while the CuInSe2 underlayer 16 remains substantially solid. The In vapor 22 condenses to liquid phase 26 at the surface of the Cu.Se overlayer 18. The liquid In 26 and Se gas 24 contacts the overlayer 18, where it combines at the surface with the excess CuxSe to form additional CuInSe2, as shown at 28. This new
CuInSej remains in solution while it diffuses, as shown at 30, through the Cu.Se overlayer 18 to the liquid-solid interface 32, where it nucleates and "epitaxial" builds on the original CuInSe2 crystalline structures 16, as shown at 34. The nucleation can be described as:
In(l)+Cu.Se(l)+Se(g)-CuInSe2, where (1) indicates liquid and (g) indicates gas. While it is not known for certain, it is believed that the lesser density of the CuInSβj in the Cu.Se assists in transferring the CuInS^ to the liquid-solid interface 38. In any event, this process results in a substantially continuous morphology homogenous film growth of the CuInSe2 crystalline structures 16. When the liquid phase CuxSe in the overlayer 18 is substantially consumed, the resulting film structure 40 may be near stoichiometric with planar surfaces, as shown in Figure 5.
This recrystallization process in this first process embodiment is self-limiting in that, if the Se to In ratio is lowered, the process rejects In in the form of InySe when the surface converts from Cu-rich to Cu-poor. It may be slightly Cu-rich or slightly Cu-poor, depending on the extent of Cu.Se recrystallization in this second step. However, the self- limiting nature of the reaction in this first process embodiment makes it unnecessary to regulate the In precisely, thus, this first process embodiment is especially conducive to commercial processing.
The nature of the surface 42 of structure 40 is known to be Cu-poor with a composition equivalent to the CuIn3Se5 phase and is nearly planar and smooth. Proper engineering of this surface 42 can lead to a layer of CuIn3Se5 of sufficient thickness to produce a shallow homojunction, which in turn may not require the thin CdS buffer layer to make an operational solar cell. This film structure 40, which is essentially p-type
CuInSej, can be used on one side of a heterojunction device, as will be obvious to persons having ordinary skill in this art, by overlaying it with a different material, such as a CdS and ZnO window layer (not shown).
A lower temperature treatment option in the second step of this first embodiment process according to principles of this invention, such as in the range of about 300°-
400°C, can produce a homojunction thin-film device 50, as shown in Figure 6, that does not require a different material overlay, such as a CdS and ZnO window layer, to have photovoltaic characteristics. In this optional lower temperature range treatment, the conversion of excess Cu.Se to a form of CuInySe2 is inhibited from approaching the stoichiometric ratio by the limited mobility of Cu at the lower temperatures, thus resulting in an overlayer 52 of very Cu-poor morphology, such as Cu^Se, in the T' range or Culn3Se5 in the T' ' range of the phase diagram in Figure 7. Such Cu-poor structures in the overlayer 52 are n-type materials, in contrast to the p-type Cu-rich CuInSe2 crystalline structures 16 underlaying the n-type layer 52. Therefore, the interface between the underlayer 16 and overlayer 52 forms a homojunction, and the film structure 50 can function as a photovoltaic device.
There are numerous practical options and variations for fabricating thin-film devices according to this invention. Substitution of Ga or a combination of In and Ga for the In and substitution of S or a combination of Se and S for the Se described above, as well as the option of using Se vapor, H2Se vapor, or InySez solids, has already been mentioned. In addition, there are many options for deposition. For example, the deposition can be accomplished by sputtering of the two compounds CuInSe2 and Cu.Se in the first step, either concurrently or sequentially, followed by or concurrently with Se treatment, or by co-evaporation of the constituent elements in an oveφressure of Se, or by any combination of methods that will produce a phase- separated mixture of these compounds for the first process embodiment described above. In other variations, the initial deposition does not have to include both of the compounds Cu(In,Ga)Se2 and Cu.Se for the large-grain precursor mixture. It can start instead with an initial deposition of a binary
Figure imgf000011_0001
Se precursor as an extreme case of the Cu(In,Ga)Se2:Cu2.jSe large-grain precursor mixture, in which case the In and/or Ga would have to be added in a manner and at a temperature in which phase- separated Cu(In,Ga)Se2:CuxSe would be produced on the substrate, such as by the addition of a small amount of In2Se3. Of course, the initial deposition of Cu2.8Se should be at a lower temperature to get the desired large-grain formation. The formation of the precursor can be dissected further by the conversion of an elemental mixture of Cu, (In,Ga), and (Se,S) to the compound mixture by exposure to Se,S vapor at elevated temperatures, or by the conversion of Cu and (In,Ga) to Cu(Ln,Ga)Se2 by exposure to H2Se. At the other extreme, an initial deposition of In2Se3 could be made in conjunction with a larger amount of Cu2Se. The goal, regardless of which combination or sequence of materials deposition is used, is to achieve the Cu-rich, phase- separated growth of the Cu(In,Ga)Se2:Cu.Se mixture in the first step of this first process embodiment so that the second step can proceed according to that portion of this invention. Also, additional Cu as well as, or instead of, the additional In can be incoφorated in the second step.
The second process embodiment of this invention draws on the low temperature deposition option mentioned above, from the higher temperature recrystallization during selenization in an In or Ga activity described above, and from some steps of a standard selenization process steps that we published in our paper, "Fundamental Thermodynamics and Experiments in Fabricating High Efficiency CuInSe2 Solar Cells by Selenization Without the Use of Hβ ," D. Albin et al., ALP Conference Proceedings 268, Denver, CO, 1992, Pg. 108, to improve photovoltaic characteristics of the Cu(In,Ga)(Se,S)2 thin-film, particularly the short circuit current density (J,,.) response. This second process embodiment starts by depositing only the metal precursors, Cu and In and/or Ga, on the substrate 12 in a slightly Cu-rich proportion. The precursor is annealed and selenized at a moderate temperature of 400CC-450°C to form a Cu-rich CIGS (copper-indium- gallium-selenium) film. This Cu-rich film is then exposed to a flux of In and/or Ga as the temperature is being ramped up to about 550 °C, and the resulting mixture is annealed at that temperature to produce a slightly Cu-poor compound. The CIGS film and substrate are then cooled in an overpressure of Se and/or S. The resulting semiconductor films can be used for fabricating solar cells with efficiencies in excess of 12% total-area efficiency.
Referring now to Figures 8 and 9 for a more detailed description, the recrystallization approach to CIS or to CIGS thin-film fabrication according to this second process embodiment of this invention begins with depositing the metal precursors, Cu and In and/or Ga, on a substrate 12 or on a Mo layer 14 on a substrate 12, similar to the substrate 12 and Mo layer 14 shown in Figure 1. These metal precursors, Cu 62 and
(In,Ga) 64 can be deposited sequentially, as illustrated in Figure 8, or co-deposited simultaneously to form a composite layer 60 of Cu and (Ln,Ga), as indicated in Figure 9. However, deposition of In+Ga together does not provide satisfactory results, because they can lead to film homogenieties due to formation of In-Ga eutectics. Therefore, it is preferred that the In and Ga deposition steps are separated in time during precursor fabrication.
In either case, the Cu and (In,Ga) should be deposited in amounts such that the atomic proportion of Cu/(ln,Ga) is greater than unity, Le., Cu-rich. It is preferred that this proportion at this first step of the process be in the range of about 1.0<[Cu/(In,Ga)]≤ 1.1. The deposition process can be e.g., evaporation, co-evaporation, sputtering, electrodepositing, or any other state-of-the-art deposition technique. It can also be done at atmospheric pressure, but no oxygen can be present. Therefore, it is advantageous to perform this deposition of the metal precursors in a vacuum in the range of 10"4 to 10'6 torr. Further, the sequential deposition or co-deposition of Cu and (In,Ga) in the first step described above can be done at low or room temperature, which is advantageous over the hot deposition for the first process embodiment described above, for several reasons. The glass substrate 12 loses its structural rigidity in the 500°C-600°C temperature range and can become somewhat plastic, and it is difficult to heat large sheets of glass uniformly. Therefore, it is difficult to heat large area glass substrates 12 and support them sufficiently to prevent temperature variations and sagging in such large area substrates 12 during prolonged elevated temperatures. Also, while In is a solid at room temperature, it liquifies and vaporizes with consequent substantial loses of In from the system at the elevated temperatures used in the first process embodiment described above. It is about ten times as expensive as Cu, so excessive loss of In is undesirable from a commercial perspective. Ga is a liquid at room temperature, so it is even more vulnerable than In to vaporization and excessive loss during elevated temperature deposition.
Once the metal precursors, Cu and (In,Ga), are deposited on the substrate in Cu- rich proportions, as described in the first step above, the annealing, exposure to an activity of (In,Ga) and Se, and recrystallization parts of the process are performed to make the final CIS or CGIS film slightly Cu-poor, which appears to result in die best CIS or CIGS photovoltaic devices, at least when they are produced according to the process of this invention. To do so according to this invention, the substrate 12 containing the Cu-rich mixture of metal precursors is heated to an annealing temperature in a flux or oveφressure of Se and maintained at that annealing temperature to fabricate a Cu-rich, two phase film comprising Cu(In,Ga)Se and Cu.Se similar to the mixture of Figure 3 for the first process embodiment described above. However, this anneal is preferably done at a moderate temperature in the range of 400°C-500°C (preferably about 450°C), rather than the high temperature of 500°C-600°C used in the first process embodiment described above, so the Cu.Se phase is not a liquid as was illustrated in Figure 3.
Prior to this annealing at moderate temperature in a Se oveφressure. However, it is desirable to perform a short (5 to 15 minute) low temperature (50°C-150°C) pre- anneal, not in a Se oveφressure, to homogenize the Cu and (In,Ga) precursors on the substrate 12. This pre- anneal or homogenization step is not as necessary where sequential deposition of the metal precursor, Cu 62 and (Ln,Ga) 64, was used. However, it is more beneficial where co-deposition of the metal precursors 60 on the substrate 12 was used, because co-deposited metal precursors 60 seem to be more susceptible to compositional segregation during the subsequent selenization than sequentially deposited metal precursors 62, 64.
After, the pre-anneal or homogenization step, described above, the Se vapor oveφressure is started and the temperature of the substrate and homogenized co- deposited precursor 60 or sequentially deposited precursor 62, 64 is ramped up to the moderate temperature anneal of 400°C-500°C (preferably about 450°C), where it is maintained for fifteen to twenty-five minutes (preferably about twenty minutes). The phase-separated mixture starts to form from the precursors Cu 62 and (In,Ga) 64 during this temperature increase. Because the precursor proportions were deposited Cu-rich, as described above, the resulting phase-separated mixture will include Cu(In,Ga)Se2 and CuxSe. The Se oveφressure during the ramp-up of temperature to the moderate temperature anneal should be enough to bind any free In in a more Se-rich In2Se3 compound instead of the more Se-poor In2Se, because the more Se-rich In2Se3 is less volatile than In2Se and rriinimizes loss of In from the system. At the same time, the Se oveφressure on the Cu-Se compounds tends to make more Se-rich Cu-Se compounds as well, such as CuSe or CuSej, instead of Cu2Se, and these more Se-rich compounds have lower melting and vaporization temperatures. Therefore, there is a trade-off in applying the Se oveφressure between more Se-rich In-Se compounds that have higher melting and vaporizing temperatures and Se-rich Cu-Se compounds that have lower melting and vaporization temperatures. However, since In is ten times more expensive than Cu, and because Se-rich In2Se3 is a solid at the moderate 450 °C annealing temperature whereas more Se-poor Ln2Se is a gas at that temperature, the balance is tipped in favor of using an oveφressure of Se vapor to save In, even though it might cause some Cu loss. However, both Cu(In,Ga) Se2 and CuxIn are solids at the moderate 400°C-500°C temperature anneal, Cu loss is mir-imal, and the selenization that occurs from the Se oveφressure during this moderate temperature anneal is essentially depositing Se on solid Cu(Ln,Ga)Se2 and Cu.Se.
After the moderate temperature anneal and selenization step described above, the Se oveφressure is maintained, and d e temperature of the Cu(In,Ga)Se2:Cu.Se film is ramped up again to the recrystallization temperature range of 500°C-600°C (preferably about 550°), where the Cu(In,Ga)Se2 is solid and the CuxSe is liquid, as in the first process embodiment described above. However, during this temperature transition, a flux of (In,Ga) is evaporated along with the Se oveφressure onto the Cu(In,Ga)Se2:CuxSe surface. It has been found according to this invention, that better photovoltaic response of the finished film results from adding this In flux only during the ramp- up of temperature from the moderate temperature anneal to the higher recrystallization temperature and preferably terminating before it actually reaches the recrystallization temperature.
The Se oveφressure is maintained after the In exposure is stopped and during a short recrystallization or high temperature anneal in the 500 °C-600CC range (preferably about 550°C). This recrystallization or high temperature anneal period is about five to fifteen minutes (preferably about ten minutes) duration, during which recrystallization of the excess Cu-Se in the previously Cu-rich, two phase Cu(In,Ga)Se2:CuxSe film combines with the additional In and Se from the exposure during the last temperature transition to form additional Cu(Ln,Ga)Se2. Recrystallization, as used in this context, is the process in which large grain crystalline or polycrystalline structures are grown epitaxially from liquid or small grain compounds. Enough In is added during the temperature transition described above to in effect compensate for the excess Cu in the precursor and results in a slightly Cu-poor film at the end of the recrystallization or high temperature anneal step described above, e.g., 0.93<[Cu/(In,Ga)]≤0.97. Consequently, a finishing surface effect of Cu-poor Cu^Se, or CuIn3Se5 is left on the film surface. This post-selenization InxSe reaction can be performed on Cu-rich selenized films with or without air exposure of the Cu-rich film prior to die InxSe treatment described above.
After the recrystallization or high temperature anneal step, the Se oveφressure is maintained to prevent loss of In while the temperature of the film is ramped down to the range of 250°C-350°C (preferably about 300°C), whereupon the Se oveφressure is removed and the temperature continues to ramp down to room temperature. The rate at which the temperature is decreased depends on tiiermal stresses in the film — die slower the better. It has been found that ramping down film temperature at the rate of about 12.5 ° C per minute is satisfactory.
Example 1:
As shown on Figure 10, precursors of Cu and In were co-deposited onto a Mo- coated soda-lime silica glass substrate using a Cu flux rate of about 2.2 A/second and a In flux rate of about 4.7 A/second for about twenty minutes to make a Cu/In ratio = 1.04. This Cu-rich co-deposition of Cu and In precursors was performed by physical vapor deposition (PVD) in a vacuum chamber under a vacuum of 10"6 torr at room temperature. Then, as shown in Figure 11, the substrate and precursors were heated up as indicated by line 72, at a rate of about 50°C/minute to the low temperature anneal 74 of about 100°C to homogenize to precursor mixture. After eight minutes at this low temperature anneal, the Se vapor oveφressure was started with a flux rate of 20 A/second, and the temperature was ramped up again, as shown by line 76, at a rate of about 50°C/minute to the moderate temperature anneal stage 78 of about 450 °C. This moderate temperature anneal step 78, still rnaintaining the selenization flux rate of 20 A/second, is held at 450 °C for twenty minutes to finish formation of the phase- separated mixture CuInSe2:CuxSe. During this moderate temperature anneal step 78, there is not yet any additional exposure to In. However, at about one to two minutes after the end 80 of the moderate temperature anneal step 78, In evaporation is commenced, as indicated at 82, at a flux rate of about 4 A/second, while also maintaining the Se vapor flux at 20 A/second. At the same time, the temperature is ramped up again as shown at 84 at a rate of about 16.7°C/minute to reach the recrystallization or high anneal temperature of 550 CC in six minutes. However, the In vapor deposition is stopped as shown at 88 approximately one to two minutes before reaching the high temperature anneal 90 such that a total In thickness of about 50θA is used during this step. The recrystallization or high temperature anneal step 90 is maintained at 550 °C for ten minutes while also continuing to maintain the Se vapor oveφressure at 20 A/second flux rate to complete the fabrication of the slightly Cu-poor CIS with a Cu/In ratio of less than 1.0, preferably about 0.93-0.97 where 500A of In is used, as in tfiis example, the ratio of Cu In=0.95. The film is then cooled as shown at 92 at a rate of 12.5 °C/minute while maintaining the 20 A/second flux rate of Se oveφressure down to 300 °C, whereupon the Se oveφressure is turned off at 94 and the finished film is cooled as shown at 96 to room temperature.
The film sample C shown in Figure 12, characteristic of the before-mentioned 500A In-treatment (with MgF2 antireflective (AR) coating is compared with three otiier samples (A, B, and D) in which no In, 82θA of In, and 500A of In in conjunction with an improved Mo-back contact were used, respectively. The Mo-back contact comprised of two distinct Mo layers (i.e., bi-layer Mo in a thin porous layer which adheres strongly to the glass followed by a thicker, denser layer which has much lower sheet resistance. The composite Mo layer exhibits high adhesion and low sheet resistance. Top surface preparation was with a cadmium sulfide/zinc oxide (CdS/ZnO) window and an aluminum (Al) grid. The TV curves for these samples in Figure 12 show that systematic variation in fillfactor (FF), open-circuit voltage (V∞), and short circuit current density (J^) were observed with increasing amounts of In. As seen in Figure 12, the V^. decreases slightiy with increasing In used during the recrystallization step 86 (Figure 11), but Jx increases substantially. Figure 12 also shows tiiat when large amounts of In were used, lst-quadrant roll-over is more pronounced, but it could be avoided with lesser amounts of In. An official measurement of the device I-V curve data for a 517 A-In treatment is shown in Figure 13, where an efficiency of 11.2% was confirmed.
The foregoing description is considered as illustrative only of the principles of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and process shown as described above. Accordingly, all suitable modifications and equivalents may be resorted to falling within the scope of the invention as defined by the claims which follow.

Claims

Claims
1. A process for fabricating thin-film semiconductor devices, comprising the steps of: depositing Urin-film precursors of Cu and (In,Ga) on a substrate in a Cu-rich ratio with Cu/(In,Ga) > 1.0; annealing the thin-film precursors in the presence of Se at a moderate temperature in the range of 400°C-500°C to form tirin-film Cu(In,Ga)Se2:CuxSe phase-separated mixture; exposing the ϋiin-film Cu(In,Ga)Se2:CuxSe phase- separated mixture to (In,Ga) vapor in addition to Se to deposit In,Ga) and Se on the thin-film Cu(In,Ga)Se2:CuxSe phase-separated mixture while raising the temperature of the thin-film
Cu(In,Ga)Se2:CuxSe phase-separated mixture from the moderate temperature in the range of 500°C-600°C; rnaintaining the thin-film at the higher recrystallization temperature to recrystallize the CUjSe with the (In,Ga) and Se to form a Cu(In,Ga)Se2 thin-film in a Cu-poor ratio of
Cu/(In,Ga) < 1.0.
2. The process of claim 1 , including the step of maintaining the presence of Se while cooling the Cu(In,Ga)Se2 thin-film to a temperature below the higher recrystallization temperature.
3. The process of claim 2, wherein said cooling occurs at a rate of about 12.5°C/minute.
4. The process of claim 2, wherein the temperature below die higher recrystallization temperature is in the range of 250 ° C-350 ° C.
5. The process of claim 4, including the step of removing the Se presence when the temperature of the Cu(In,Ga)Se2 thin-film drops to said temperature below the higher recrystallization temperature.
6. The process of claim 4, wherein said temperature below the higher recrystallization temperature i s about 300 ° C.
7. The process of claim 1 , wherein said moderate temperature is about 450 °C.
8. The process of claim 1, wherein said higher recrystallization temperature is about 550 °C.
9. The process of claim 1, including the step of providing said Se in a vapor oveφressure.
10. The process of claim 1, wherein the step of providing said Se in a vapor oveφressure is at a flux rate of about 20 A/second.
11. The method of claim 1, wherein said step of exposing the thin-film
Cu(In,Ga)Se2:CuxSe phase- separated mixture to (Ln,Ga) vapor includes In with no Ga.
12. The method of claim 1 , wherein said step of exposing the thin-film Cu(In,Ga)Se2:CuxSe phase-separated mixture to (In,Ga) vapor includes providing the (In,Ga) in a vapor at a flux rate of about 4 A/second.
13. The method of claim 1, wherein said step of exposing the thin-film
Cu(Ln,Ga)Se2:CuxSe phase-separated mixture to (In,Ga) includes raising the temperature of the thin-film Cu(In,Ga)Se2:CuxSe phase-separated mixture from the moderate temperature to the higher temperature to the higher recrystallization temperature over a period of time and exposing the ti in-film Cu(Ln,Ga)Se2:CuxSe phase-separated mixture to the (Ln,Ga) for a portion less than all of said period of time.
14. The method of claim 13, wherein said period of time is in the range of three to nine minutes.
15. The method of claim 13, wherein said period of time is about six minutes.
16. The method of claim 15, wherein said step of exposing said thin-film Cu(In,Ga)Se2:CuxSe phase- separated mixture to (In,Ga) occurs during the first two minutes of said six-minute time period.
17. The method of claim 1 , wherein said step of maintaining the thin-film at the higher recrystallization temperature extends for a time period in the range of five to fifteen minutes.
18. The method of claim 1 , wherein said step of maintaining die thin-film at the higher recrystallization temperature extends for a time period of about ten minutes.
19. The method of claim 1 , wherein said step of annealing the thin-film precursors in the presence of Se occurs over a time period in the range of about ten to thirty minutes.
20. The method of claim 1, wherein said step of annealing the thin-film precursors in the presence of Se occurs over a time period of about twenty minutes.
21. The method of claim 1, including the step of depositing the thin-film precursors of Cu and (In,Ga) on the substrate at room temperature. 1 8
22. The method of claim 21 , including the step of annealing the thin-film precursors at a low temperature for a period of time before said step of annealing the tl n-film precursors in the presence of Se at a moderate temperature.
23. The mediod of claim 22, wherein said low temperature is in the range of 50° - 150°C.
24. The method of claim 22, wherein said low temperature is about 100°C.
25. The method of claim 22, wherein said time period is in the range of five to eleven minutes.
26. The method of claim 22, wherein said time period is about eight minutes.
PCT/US1995/009809 1994-08-22 1995-08-03 RECRYSTALLIZATION METHOD TO SELENIZATION OF THIN-FILM Cu(In,Ga)Se2 FOR SEMICONDUCTOR DEVICE APPLICATIONS WO1996006454A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP95929367A EP0724775A4 (en) 1994-08-22 1995-08-03 RECRYSTALLIZATION METHOD TO SELENIZATION OF THIN-FILM Cu(In,Ga)Se2 FOR SEMICONDUCTOR DEVICE APPLICATIONS
JP8508088A JPH09506475A (en) 1994-08-22 1995-08-03 Thin film Cu (In, Ga) Se for semiconductor devices (2) Selenide recrystallization method
AU32747/95A AU3274795A (en) 1994-08-22 1995-08-03 Recrystallization method to selenization of thin-film cu(in,ga)se2 for semiconductor device applications

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/293,826 US5436204A (en) 1993-04-12 1994-08-22 Recrystallization method to selenization of thin-film Cu(In,Ga)Se2 for semiconductor device applications
US08/293,826 1994-08-22

Publications (1)

Publication Number Publication Date
WO1996006454A1 true WO1996006454A1 (en) 1996-02-29

Family

ID=23130761

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1995/009809 WO1996006454A1 (en) 1994-08-22 1995-08-03 RECRYSTALLIZATION METHOD TO SELENIZATION OF THIN-FILM Cu(In,Ga)Se2 FOR SEMICONDUCTOR DEVICE APPLICATIONS

Country Status (5)

Country Link
US (1) US5436204A (en)
EP (1) EP0724775A4 (en)
JP (1) JPH09506475A (en)
AU (1) AU3274795A (en)
WO (1) WO1996006454A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1052702A2 (en) * 1999-05-10 2000-11-15 IST-Institut für Solartechnologien GmbH Thin film Ib/IIIa/VIa compound semiconductor solar cell with potential barrier within the absorbing layer and method of production of such solar cell
WO2005106967A1 (en) 2004-05-03 2005-11-10 Solaronix Sa Method for producing a thin-film chalcopyrite compound
US7682939B2 (en) 2003-08-14 2010-03-23 University Of Johannesburg Method for the preparation of group IB-IIIA-VIA quaternary or higher alloy semiconductor films

Families Citing this family (142)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5730852A (en) * 1995-09-25 1998-03-24 Davis, Joseph & Negley Preparation of cuxinygazsen (X=0-2, Y=0-2, Z=0-2, N=0-3) precursor films by electrodeposition for fabricating high efficiency solar cells
US6126740A (en) * 1995-09-29 2000-10-03 Midwest Research Institute Solution synthesis of mixed-metal chalcogenide nanoparticles and spray deposition of precursor films
US5674555A (en) * 1995-11-30 1997-10-07 University Of Delaware Process for preparing group Ib-IIIa-VIa semiconducting films
US5731031A (en) * 1995-12-20 1998-03-24 Midwest Research Institute Production of films and powders for semiconductor device applications
JP3527815B2 (en) * 1996-11-08 2004-05-17 昭和シェル石油株式会社 Method for producing transparent conductive film of thin film solar cell
US6258620B1 (en) 1997-10-15 2001-07-10 University Of South Florida Method of manufacturing CIGS photovoltaic devices
DE19828310C2 (en) * 1998-06-25 2000-08-31 Forschungszentrum Juelich Gmbh Single crystal powder and monograin membrane production
US6323417B1 (en) 1998-09-29 2001-11-27 Lockheed Martin Corporation Method of making I-III-VI semiconductor materials for use in photovoltaic cells
US5976614A (en) * 1998-10-13 1999-11-02 Midwest Research Institute Preparation of cuxinygazsen precursor films and powders by electroless deposition
WO2001037324A1 (en) 1999-11-16 2001-05-25 Midwest Research Institute A NOVEL PROCESSING APPROACH TOWARDS THE FORMATION OF THIN-FILM Cu(In,Ga)Se¿2?
US7053294B2 (en) * 2001-07-13 2006-05-30 Midwest Research Institute Thin-film solar cell fabricated on a flexible metallic substrate
US6787012B2 (en) * 2001-09-20 2004-09-07 Helio Volt Corp Apparatus for the synthesis of layers, coatings or films
US6736986B2 (en) 2001-09-20 2004-05-18 Heliovolt Corporation Chemical synthesis of layers, coatings or films using surfactants
US6500733B1 (en) 2001-09-20 2002-12-31 Heliovolt Corporation Synthesis of layers, coatings or films using precursor layer exerted pressure containment
US6881647B2 (en) * 2001-09-20 2005-04-19 Heliovolt Corporation Synthesis of layers, coatings or films using templates
US6593213B2 (en) 2001-09-20 2003-07-15 Heliovolt Corporation Synthesis of layers, coatings or films using electrostatic fields
US6559372B2 (en) 2001-09-20 2003-05-06 Heliovolt Corporation Photovoltaic devices and compositions for use therein
US7019208B2 (en) * 2001-11-20 2006-03-28 Energy Photovoltaics Method of junction formation for CIGS photovoltaic devices
AU2003243467A1 (en) * 2002-06-11 2003-12-22 The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon St Polycrystalline thin-film solar cells
US7141863B1 (en) 2002-11-27 2006-11-28 University Of Toledo Method of making diode structures
US20050056312A1 (en) * 2003-03-14 2005-03-17 Young David L. Bifacial structure for tandem solar cells
US7641937B2 (en) * 2003-07-26 2010-01-05 In-Solar Tech Co., Ltd. Method for manufacturing absorber layers for solar cell
CN1853282B (en) * 2003-08-14 2010-09-29 约翰内斯堡大学 Method for the preparation of group IB-IIIA-VIA quaternary or higher alloy semiconductor films
US20060060237A1 (en) * 2004-09-18 2006-03-23 Nanosolar, Inc. Formation of solar cells on foil substrates
US20070163639A1 (en) * 2004-02-19 2007-07-19 Nanosolar, Inc. High-throughput printing of semiconductor precursor layer from microflake particles
US8309163B2 (en) * 2004-02-19 2012-11-13 Nanosolar, Inc. High-throughput printing of semiconductor precursor layer by use of chalcogen-containing vapor and inter-metallic material
US20070163642A1 (en) * 2004-02-19 2007-07-19 Nanosolar, Inc. High-throughput printing of semiconductor precursor layer from inter-metallic microflake articles
US7663057B2 (en) * 2004-02-19 2010-02-16 Nanosolar, Inc. Solution-based fabrication of photovoltaic cell
US7700464B2 (en) * 2004-02-19 2010-04-20 Nanosolar, Inc. High-throughput printing of semiconductor precursor layer from nanoflake particles
US8846141B1 (en) 2004-02-19 2014-09-30 Aeris Capital Sustainable Ip Ltd. High-throughput printing of semiconductor precursor layer from microflake particles
US20070169809A1 (en) * 2004-02-19 2007-07-26 Nanosolar, Inc. High-throughput printing of semiconductor precursor layer by use of low-melting chalcogenides
US8329501B1 (en) 2004-02-19 2012-12-11 Nanosolar, Inc. High-throughput printing of semiconductor precursor layer from inter-metallic microflake particles
US8372734B2 (en) * 2004-02-19 2013-02-12 Nanosolar, Inc High-throughput printing of semiconductor precursor layer from chalcogenide nanoflake particles
US7306823B2 (en) * 2004-09-18 2007-12-11 Nanosolar, Inc. Coated nanoparticles and quantum dots for solution-based fabrication of photovoltaic cells
US20070163641A1 (en) * 2004-02-19 2007-07-19 Nanosolar, Inc. High-throughput printing of semiconductor precursor layer from inter-metallic nanoflake particles
US7115304B2 (en) * 2004-02-19 2006-10-03 Nanosolar, Inc. High throughput surface treatment on coiled flexible substrates
US7605328B2 (en) * 2004-02-19 2009-10-20 Nanosolar, Inc. Photovoltaic thin-film cell produced from metallic blend using high-temperature printing
US8623448B2 (en) * 2004-02-19 2014-01-07 Nanosolar, Inc. High-throughput printing of semiconductor precursor layer from chalcogenide microflake particles
US7604843B1 (en) 2005-03-16 2009-10-20 Nanosolar, Inc. Metallic dispersion
SE0400582D0 (en) * 2004-03-05 2004-03-05 Forskarpatent I Uppsala Ab Method for in-line process control of the CIGS process
US7736940B2 (en) * 2004-03-15 2010-06-15 Solopower, Inc. Technique and apparatus for depositing layers of semiconductors for solar cell and module fabrication
CN101894881A (en) * 2004-03-15 2010-11-24 索罗能源公司 Technique and apparatus for depositing thin layers of semiconductors for solar cell fabricaton
WO2005098968A1 (en) * 2004-04-09 2005-10-20 Honda Motor Co., Ltd. Process for producing chalcopyrite base light absorbing layer for thin-film solar cell
US7179678B1 (en) * 2004-08-26 2007-02-20 Hewlett-Packard Development Company, L.P. EBIC response enhancement in type III-VI semiconductor material on silicon
US20090032108A1 (en) * 2007-03-30 2009-02-05 Craig Leidholm Formation of photovoltaic absorber layers on foil substrates
US8541048B1 (en) * 2004-09-18 2013-09-24 Nanosolar, Inc. Formation of photovoltaic absorber layers on foil substrates
US7732229B2 (en) * 2004-09-18 2010-06-08 Nanosolar, Inc. Formation of solar cells with conductive barrier layers and foil substrates
US7838868B2 (en) * 2005-01-20 2010-11-23 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate
JP2008520102A (en) * 2004-11-10 2008-06-12 デイスター テクノロジーズ，インコーポレイティド Method and photovoltaic device using alkali-containing layer
TW200634170A (en) * 2004-11-10 2006-10-01 Daystar Technologies Inc Pressure control system in a photovoltaic substrate deposition apparatus
US8927315B1 (en) 2005-01-20 2015-01-06 Aeris Capital Sustainable Ip Ltd. High-throughput assembly of series interconnected solar cells
US7582506B2 (en) * 2005-03-15 2009-09-01 Solopower, Inc. Precursor containing copper indium and gallium for selenide (sulfide) compound formation
US20070093006A1 (en) * 2005-10-24 2007-04-26 Basol Bulent M Technique For Preparing Precursor Films And Compound Layers For Thin Film Solar Cell Fabrication And Apparatus Corresponding Thereto
JP2007123721A (en) * 2005-10-31 2007-05-17 Rohm Co Ltd Photoelectric transducer and method of manufacturing same
US7713773B2 (en) * 2005-11-02 2010-05-11 Solopower, Inc. Contact layers for thin film solar cells employing group IBIIIAVIA compound absorbers
US7767904B2 (en) * 2006-01-12 2010-08-03 Heliovolt Corporation Compositions including controlled segregated phase domain structures
US8084685B2 (en) * 2006-01-12 2011-12-27 Heliovolt Corporation Apparatus for making controlled segregated phase domain structures
US20070160763A1 (en) 2006-01-12 2007-07-12 Stanbery Billy J Methods of making controlled segregated phase domain structures
US20070243338A1 (en) 2006-04-14 2007-10-18 Aslami Mohd A Plasma deposition apparatus and method for making solar cells
US7632701B2 (en) * 2006-05-08 2009-12-15 University Of Central Florida Research Foundation, Inc. Thin film solar cells by selenization sulfurization using diethyl selenium as a selenium precursor
US9105776B2 (en) * 2006-05-15 2015-08-11 Stion Corporation Method and structure for thin film photovoltaic materials using semiconductor materials
EP2140482A2 (en) * 2006-06-12 2010-01-06 Matthew R. Robinson Thin-film devices fromed from solid particles
US20080023059A1 (en) * 2006-07-25 2008-01-31 Basol Bulent M Tandem solar cell structures and methods of manufacturing same
JP5246839B2 (en) * 2006-08-24 2013-07-24 独立行政法人産業技術総合研究所 Semiconductor thin film manufacturing method, semiconductor thin film manufacturing apparatus, photoelectric conversion element manufacturing method, and photoelectric conversion element
US8034317B2 (en) * 2007-06-18 2011-10-11 Heliovolt Corporation Assemblies of anisotropic nanoparticles
US8071179B2 (en) 2007-06-29 2011-12-06 Stion Corporation Methods for infusing one or more materials into nano-voids if nanoporous or nanostructured materials
US8759671B2 (en) 2007-09-28 2014-06-24 Stion Corporation Thin film metal oxide bearing semiconductor material for single junction solar cell devices
US8258001B2 (en) * 2007-10-26 2012-09-04 Solopower, Inc. Method and apparatus for forming copper indium gallium chalcogenide layers
US7998762B1 (en) 2007-11-14 2011-08-16 Stion Corporation Method and system for large scale manufacture of thin film photovoltaic devices using multi-chamber configuration
US8772078B1 (en) 2008-03-03 2014-07-08 Stion Corporation Method and system for laser separation for exclusion region of multi-junction photovoltaic materials
KR101035389B1 (en) * 2008-03-31 2011-05-20 영남대학교 산학협력단 Bulk heterojunction solar cell and Method of manufacturing the same
JP2009259872A (en) 2008-04-11 2009-11-05 Rohm Co Ltd Photoelectric conversion device, method of manufacturing the same, and solid-state imaging device
EP2291855B1 (en) 2008-04-15 2018-06-27 Global Solar Energy, Inc. Apparatus for manufacturing thin-film solar cells
JP5346078B2 (en) 2008-05-20 2013-11-20 イー・アイ・デュポン・ドウ・ヌムール・アンド・カンパニー Thermal and dimensionally stable polyimide films and methods related thereto
US8642138B2 (en) * 2008-06-11 2014-02-04 Stion Corporation Processing method for cleaning sulfur entities of contact regions
US9087943B2 (en) 2008-06-25 2015-07-21 Stion Corporation High efficiency photovoltaic cell and manufacturing method free of metal disulfide barrier material
US8003432B2 (en) 2008-06-25 2011-08-23 Stion Corporation Consumable adhesive layer for thin film photovoltaic material
US20100180927A1 (en) * 2008-08-27 2010-07-22 Stion Corporation Affixing method and solar decal device using a thin film photovoltaic and interconnect structures
US7855089B2 (en) 2008-09-10 2010-12-21 Stion Corporation Application specific solar cell and method for manufacture using thin film photovoltaic materials
US7947524B2 (en) 2008-09-30 2011-05-24 Stion Corporation Humidity control and method for thin film photovoltaic materials
US8425739B1 (en) 2008-09-30 2013-04-23 Stion Corporation In chamber sodium doping process and system for large scale cigs based thin film photovoltaic materials
US7910399B1 (en) * 2008-09-30 2011-03-22 Stion Corporation Thermal management and method for large scale processing of CIS and/or CIGS based thin films overlying glass substrates
US7863074B2 (en) 2008-09-30 2011-01-04 Stion Corporation Patterning electrode materials free from berm structures for thin film photovoltaic cells
US8383450B2 (en) 2008-09-30 2013-02-26 Stion Corporation Large scale chemical bath system and method for cadmium sulfide processing of thin film photovoltaic materials
US8741689B2 (en) 2008-10-01 2014-06-03 Stion Corporation Thermal pre-treatment process for soda lime glass substrate for thin film photovoltaic materials
US8168463B2 (en) 2008-10-17 2012-05-01 Stion Corporation Zinc oxide film method and structure for CIGS cell
US20100282167A1 (en) * 2008-12-18 2010-11-11 Veeco Instruments Inc. Linear Deposition Source
US20100285218A1 (en) * 2008-12-18 2010-11-11 Veeco Instruments Inc. Linear Deposition Source
US20100159132A1 (en) * 2008-12-18 2010-06-24 Veeco Instruments, Inc. Linear Deposition Source
CA2740363A1 (en) * 2009-02-04 2010-08-12 Heliovolt Corporation Method of forming an indium-containing transparent conductive oxide film, metal targets used in the method and photovoltaic devices utilizing said films
US20100267191A1 (en) * 2009-04-20 2010-10-21 Applied Materials, Inc. Plasma enhanced thermal evaporator
JP5520597B2 (en) * 2009-05-19 2014-06-11 ローム株式会社 Photodiode manufacturing method
US8247243B2 (en) * 2009-05-22 2012-08-21 Nanosolar, Inc. Solar cell interconnection
KR20130122693A (en) * 2009-06-05 2013-11-07 헬리오볼트 코오퍼레이션 Process for synthesizing a thin film or composition layer via non-contact pressure containment
WO2010144460A1 (en) 2009-06-08 2010-12-16 University Of Toledo Flexible photovoltaic cells having a polyimide material layer and method of producing same
US8507786B1 (en) 2009-06-27 2013-08-13 Stion Corporation Manufacturing method for patterning CIGS/CIS solar cells
EP2462149A2 (en) * 2009-08-04 2012-06-13 Precursor Energetics, Inc. Polymeric precursors for cis and cigs photovoltaics
EP2462150A2 (en) * 2009-08-04 2012-06-13 Precursor Energetics, Inc. Polymeric precursors for caigs and aigs silver-containing photovoltaics
SG178228A1 (en) * 2009-08-04 2012-03-29 Precursor Energetics Inc Polymeric precursors for caigas aluminum-containing photovoltaics
US8585936B2 (en) * 2009-08-04 2013-11-19 Precursor Energetics, Inc. Methods for photovoltaic absorbers with controlled group 11 stoichiometry
US8398772B1 (en) 2009-08-18 2013-03-19 Stion Corporation Method and structure for processing thin film PV cells with improved temperature uniformity
US7923628B2 (en) * 2009-09-09 2011-04-12 International Business Machines Corporation Method of controlling the composition of a photovoltaic thin film
US8256621B2 (en) * 2009-09-11 2012-09-04 Pro-Pak Industries, Inc. Load tray and method for unitizing a palletized load
US20110220178A1 (en) * 2009-09-17 2011-09-15 E. I. Du Pont De Nemours And Company Assemblies comprising a thermally and dimensionally stable polyimide film, an electrode and a light absorber layer, and methods relating thereto
US8809096B1 (en) 2009-10-22 2014-08-19 Stion Corporation Bell jar extraction tool method and apparatus for thin film photovoltaic materials
US10147604B2 (en) * 2009-10-27 2018-12-04 International Business Machines Corporation Aqueous-based method of forming semiconductor film and photovoltaic device including the film
US20110094557A1 (en) * 2009-10-27 2011-04-28 International Business Machines Corporation Method of forming semiconductor film and photovoltaic device including the film
US8440498B2 (en) 2009-10-28 2013-05-14 Nanosolar, Inc. Thin-film devices formed from solid particles
US20120231263A1 (en) 2009-11-20 2012-09-13 E.I. Du Pont De Nemours And Company Coverlay compositions and methods relating thereto
WO2011084171A1 (en) * 2009-12-17 2011-07-14 Precursor Energetics, Inc. Molecular precursors for optoelectronics
US8859880B2 (en) 2010-01-22 2014-10-14 Stion Corporation Method and structure for tiling industrial thin-film solar devices
JP2011151271A (en) * 2010-01-22 2011-08-04 Rohm Co Ltd Photoelectric converter and process for producing the same, and solid state imaging device
US8021641B2 (en) * 2010-02-04 2011-09-20 Alliance For Sustainable Energy, Llc Methods of making copper selenium precursor compositions with a targeted copper selenide content and precursor compositions and thin films resulting therefrom
US20110232758A1 (en) 2010-03-25 2011-09-29 Rohm And Haas Electronic Materials Llc Thin film photovoltaic cell
US9096930B2 (en) 2010-03-29 2015-08-04 Stion Corporation Apparatus for manufacturing thin film photovoltaic devices
WO2011146115A1 (en) 2010-05-21 2011-11-24 Heliovolt Corporation Liquid precursor for deposition of copper selenide and method of preparing the same
WO2011150290A2 (en) 2010-05-26 2011-12-01 The University Of Toledo Photovoltaic structures having a light scattering interface layer and methods of making the same
JP5767447B2 (en) * 2010-06-29 2015-08-19 株式会社コベルコ科研 Method for producing powder containing Cu, In, Ga and Se elements, and sputtering target containing Cu, In, Ga and Se elements
US8461061B2 (en) 2010-07-23 2013-06-11 Stion Corporation Quartz boat method and apparatus for thin film thermal treatment
US9142408B2 (en) 2010-08-16 2015-09-22 Alliance For Sustainable Energy, Llc Liquid precursor for deposition of indium selenide and method of preparing the same
KR20140009975A (en) 2010-09-15 2014-01-23 프리커서 에너제틱스, 인코퍼레이티드. Deposition processes and devices for photovoltaics
US8628997B2 (en) 2010-10-01 2014-01-14 Stion Corporation Method and device for cadmium-free solar cells
US8563354B1 (en) 2010-10-05 2013-10-22 University Of South Florida Advanced 2-step, solid source deposition approach to the manufacture of CIGS solar modules
FR2969389A1 (en) 2010-12-21 2012-06-22 Saint Gobain CONDUCTIVE SUBSTRATE BASED ON MOLYBDENUM
US8998606B2 (en) 2011-01-14 2015-04-07 Stion Corporation Apparatus and method utilizing forced convection for uniform thermal treatment of thin film devices
US8728200B1 (en) * 2011-01-14 2014-05-20 Stion Corporation Method and system for recycling processing gas for selenization of thin film photovoltaic materials
JP2012160514A (en) * 2011-01-31 2012-08-23 Kyocera Corp Method for producing metal chalcogenide layer and method for manufacturing photoelectric conversion device
US8436445B2 (en) 2011-08-15 2013-05-07 Stion Corporation Method of manufacture of sodium doped CIGS/CIGSS absorber layers for high efficiency photovoltaic devices
JP5764016B2 (en) * 2011-09-07 2015-08-12 日東電工株式会社 CIGS film manufacturing method and CIGS solar cell manufacturing method using the same
TWI463684B (en) * 2011-12-01 2014-12-01 Giga Solar Materials Corp Compound thin film solar cell manufacturing method and its preparation of solar cell
EP2834853A4 (en) 2012-02-29 2015-12-09 Alliance Sustainable Energy SYSTEMS AND METHODS FOR FORMING SOLAR CELLS WITH CuInSe2 AND Cu(In,Ga)Se2 FILMS
FR2989223B1 (en) 2012-04-06 2014-12-26 Commissariat Energie Atomique PROCESS FOR PRODUCING A PHOTOVOLTAIC MODULE WITH AN ETCHING STEP P3 AND A POSSIBLE STEP P1
FR2989224B1 (en) 2012-04-06 2014-12-26 Commissariat Energie Atomique PROCESS FOR PRODUCING A PHOTOVOLTAIC MODULE WITH AN ETCHING STEP P3 AND A POSSIBLE STEP P2.
US9105797B2 (en) 2012-05-31 2015-08-11 Alliance For Sustainable Energy, Llc Liquid precursor inks for deposition of In—Se, Ga—Se and In—Ga—Se
CN103014624B (en) * 2012-12-18 2015-01-07 合肥工业大学 Preparation method of light-absorbing film of solar cell
JP6103525B2 (en) 2013-02-12 2017-03-29 日東電工株式会社 CIGS film and CIGS solar cell using the same
US20140360864A1 (en) * 2013-06-07 2014-12-11 Tsmc Solar Ltd. Apparatus and methods for forming chalcopyrite layers onto a substrate
CN103325868A (en) * 2013-06-18 2013-09-25 天津理工大学 Copper indium gallium selenium solar battery device and manufacturing method thereof
US20150000742A1 (en) * 2013-07-01 2015-01-01 Tsmc Solar Ltd. Solar cell absorber thin film and method of fabricating same
KR101668181B1 (en) 2015-02-06 2016-10-20 영남대학교 산학협력단 Method for the fabrication of Cu(InGa)Se2 thin film solar cell and thereof
CN108550806B (en) * 2018-03-28 2020-10-09 中南大学 MnSe/CoSe2Composite material and preparation method and application thereof
US11728449B2 (en) * 2019-12-03 2023-08-15 Applied Materials, Inc. Copper, indium, gallium, selenium (CIGS) films with improved quantum efficiency

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4335266A (en) * 1980-12-31 1982-06-15 The Boeing Company Methods for forming thin-film heterojunction solar cells from I-III-VI.sub.2
US4581108A (en) * 1984-01-06 1986-04-08 Atlantic Richfield Company Process of forming a compound semiconductive material
US4652332A (en) * 1984-11-29 1987-03-24 The United States Of America As Represented By The United States Department Of Energy Method of synthesizing and growing copper-indium-diselenide (CuInSe2) crystals
US4687881A (en) * 1985-05-10 1987-08-18 Hahn-Meitner-Institut Berlin Gmbh Solar cells based on CuInS2
US4915745A (en) * 1988-09-22 1990-04-10 Atlantic Richfield Company Thin film solar cell and method of making
US5141564A (en) * 1988-05-03 1992-08-25 The Boeing Company Mixed ternary heterojunction solar cell

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4465575A (en) * 1981-09-21 1984-08-14 Atlantic Richfield Company Method for forming photovoltaic cells employing multinary semiconductor films
US4798660A (en) * 1985-07-16 1989-01-17 Atlantic Richfield Company Method for forming Cu In Se2 films
US4703131A (en) * 1985-11-18 1987-10-27 The Boeing Company CdS/CuInSe2 solar cells with titanium foil substrate
US4818357A (en) * 1987-05-06 1989-04-04 Brown University Research Foundation Method and apparatus for sputter deposition of a semiconductor homojunction and semiconductor homojunction products created by same
JPS6464369A (en) * 1987-09-04 1989-03-10 Matsushita Electric Ind Co Ltd Manufacture of indium copper selenide
US5045409A (en) * 1987-11-27 1991-09-03 Atlantic Richfield Company Process for making thin film solar cell
DE3887650T2 (en) * 1987-11-27 1994-08-04 Siemens Solar Ind Lp Manufacturing process of a thin-film solar cell.
US4909863A (en) * 1988-07-13 1990-03-20 University Of Delaware Process for levelling film surfaces and products thereof
US5028274A (en) * 1989-06-07 1991-07-02 International Solar Electric Technology, Inc. Group I-III-VI2 semiconductor films for solar cell application
US5078804A (en) * 1989-06-27 1992-01-07 The Boeing Company I-III-VI2 based solar cell utilizing the structure CuInGaSe2 CdZnS/ZnO

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4335266A (en) * 1980-12-31 1982-06-15 The Boeing Company Methods for forming thin-film heterojunction solar cells from I-III-VI.sub.2
US4581108A (en) * 1984-01-06 1986-04-08 Atlantic Richfield Company Process of forming a compound semiconductive material
US4652332A (en) * 1984-11-29 1987-03-24 The United States Of America As Represented By The United States Department Of Energy Method of synthesizing and growing copper-indium-diselenide (CuInSe2) crystals
US4687881A (en) * 1985-05-10 1987-08-18 Hahn-Meitner-Institut Berlin Gmbh Solar cells based on CuInS2
US5141564A (en) * 1988-05-03 1992-08-25 The Boeing Company Mixed ternary heterojunction solar cell
US4915745A (en) * 1988-09-22 1990-04-10 Atlantic Richfield Company Thin film solar cell and method of making
US4915745B1 (en) * 1988-09-22 1992-04-07 A Pollock Gary

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
6TH INTERNATIONAL PHOTOVOLTAIC SCIENCE AND ENGINEERING CONFERENCE (PVSEC-6), New Delhi, India, 10-14 February 1992, DIMMLER et al., "Properties of Cu(In, Ga)Se2 Thin Film Surfaces and Their Relation to Device Performance", pages 103-108. *
J. APPL PHYS., Vol. 66, No. 12, 15 December 1989, SZOT et al., "Selenization of Metallic Cu-In Thin Films for CuInSe2 Solar Cells", pages 6077-6082. *
J. ELECTROCHEM. SOC: SOLID STATE SCIENCE AND TECHNOLOGY, Vol. 131, No. 9, September 1984, T.L. CHU et al., "Large Grain Copper Indium Diselenide Films", pages 2182-2185. *
See also references of EP0724775A4 *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1052702A2 (en) * 1999-05-10 2000-11-15 IST-Institut für Solartechnologien GmbH Thin film Ib/IIIa/VIa compound semiconductor solar cell with potential barrier within the absorbing layer and method of production of such solar cell
EP1052702A3 (en) * 1999-05-10 2007-03-07 IST-Institut für Solartechnologien GmbH Thin film Ib/IIIa/VIa compound semiconductor solar cell with potential barrier within the absorbing layer and method of production of such solar cell
US7682939B2 (en) 2003-08-14 2010-03-23 University Of Johannesburg Method for the preparation of group IB-IIIA-VIA quaternary or higher alloy semiconductor films
US7744705B2 (en) 2003-08-14 2010-06-29 University Of Johannesburg Group I-III-VI quaternary or higher alloy semiconductor films
US8735214B2 (en) 2003-08-14 2014-05-27 University Of Johannesburg Method for the preparation of group IB-IIIA-VIA quaternary or higher alloy semiconductor films
WO2005106967A1 (en) 2004-05-03 2005-11-10 Solaronix Sa Method for producing a thin-film chalcopyrite compound
US8097305B2 (en) 2004-05-03 2012-01-17 Solaronix S.A. Method for producing a thin-film chalcopyrite compound

Also Published As

Publication number Publication date
JPH09506475A (en) 1997-06-24
EP0724775A4 (en) 1997-10-29
AU3274795A (en) 1996-03-14
US5436204A (en) 1995-07-25
EP0724775A1 (en) 1996-08-07

Similar Documents

Publication Publication Date Title
US5436204A (en) Recrystallization method to selenization of thin-film Cu(In,Ga)Se2 for semiconductor device applications
US5356839A (en) Enhanced quality thin film Cu(In,Ga)Se2 for semiconductor device applications by vapor-phase recrystallization
US5441897A (en) Method of fabricating high-efficiency Cu(In,Ga)(SeS)2 thin films for solar cells
US5028274A (en) Group I-III-VI2 semiconductor films for solar cell application
AU705545B2 (en) Preparation of CuxInyGazSen (x=0-2, y=0-2, z=0-2, n=0-3) precursor films by electrodeposition for fabricating high efficiency solar cells
US8258001B2 (en) Method and apparatus for forming copper indium gallium chalcogenide layers
US8252621B2 (en) Method for forming copper indium gallium chalcogenide layer with optimized gallium content at its surface
US8415559B2 (en) Method for forming copper indium gallium chalcogenide layer with shaped gallium profile
US20060219288A1 (en) Process and photovoltaic device using an akali-containing layer
JP2009530812A (en) Preparation technology of precursor film and compound film for manufacturing thin film solar cell and apparatus corresponding thereto
Kushiya et al. Development of high-efficiency CuInxGa1-xSe2 thin-film solar cells by selenization with elemental Se vapor in vacuum
Gabor et al. A microstructural comparison of Cu (In, Ga) Se 2 thin films grown from Cu x Se and (In, Ga) 2 Se 3 precursors
Catalano Polycrystalline thin-film technologies: status and prospects
KR101638379B1 (en) CIGS solar cell with preferred orientation and method of manufacturing the same
Ohashi et al. Cu (In1-xGax) S2 thin films prepared by sulfurization of precursors consisting of metallic and gallium sulfide layers
Hsu et al. Growth kinetics during kesterite coevaporation
JPH1074968A (en) Solar cell and its manufacture
Noufi et al. Method of fabricating high-efficiency Cu (In, Ga)(SeS). sub. 2 thin films for solar cells
Albin et al. Recrystallization method to selenization of thin-film Cu (In, Ga) Se. sub. 2 for semiconductor device applications
WO2013119024A1 (en) Method for manufacturing cigs thin film for solar cell using simplified co-evaporation and cigs thin film for solar cell manufactured using the method
Dwyer et al. Deposition of CuInAlSe 2 films using co-sputtered precursors and selenization
Adurodija et al. A novel method of synthesizing p-CuInSe/sub 2/thin films from the stacked elemental layers using a closed graphite box
US20180212092A1 (en) Adhesive Layer For Printed CIGS Solar Cells
JPH11330516A (en) Method for forming cis system chalcopyrite compound semiconductor thin film and manufacture for solar cell having the same
JPH04243169A (en) Method for forming cuinse2 thin film

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU BR CA CN DE ES GB JP KP KR NO NZ PL SE SG

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1995929367

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1995929367

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: CA