WO1996037822A1 - Area and time efficient field extraction circuit - Google Patents
Area and time efficient field extraction circuit Download PDFInfo
- Publication number
- WO1996037822A1 WO1996037822A1 PCT/US1996/007583 US9607583W WO9637822A1 WO 1996037822 A1 WO1996037822 A1 WO 1996037822A1 US 9607583 W US9607583 W US 9607583W WO 9637822 A1 WO9637822 A1 WO 9637822A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- bit
- output
- group
- extraction
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
Definitions
- the present invention relates to field extraction circuits and in particular, to a high-speed field extraction circuit which has a minimum wiring complexity.
- processor machine code instructions are typically have pre-defined instruction "fields" which may be predictably located within each instruction.
- the decoder extracts particular fields of an inst ⁇ iction to be decoded from an instruction stream.
- What is desired is a circuit for extracting instruction fields which has relatively low wiring complexity and area, and which operates at relatively high speed.
- the circuit provides at least one of the data words DW ⁇ to an extraction circuit output responsive to an extraction indicator signal.
- a group of data selector elements DSE each corresponding to a separate one of the bit positions BP ⁇ in the received data words.
- Each data selector element includes a data output DO and a plurality of data inputs DI ⁇ .
- Each data input DI ⁇ is connected to receive a bit from the bit position BP V to which the data selector element DSE V corresponds, of a data word DW to y y x which the data input Dl ⁇ corresponds.
- a select input is responsive to the extraction indicator signal such that the data selector element DSE provides, at the data output, the bit received at one of the data inputs Dl ⁇ that corresponds to the extraction indicator signal.
- the bits provided at the data outputs of the group of data selector elements are collectively provided to the extraction circuit output.
- a second group of data selector elements DSE2 is also provided. Each of the data selector elements corresponds to a separate one of the bit positions BP in the received data words DW ⁇ .
- each of the second group of data selector elements includes a data output D02 .
- Each of the second group of data selector elements further includes a plurality of data inputs DI2 ⁇ .
- Each data input DI2 ⁇ is connected to receive a bit from the bit position BP to which the data selector element DSE2 y corresponds, of a data word DW ( x _nR£Mn t0 nicn tne data in P ut DI X corresponds.
- each of the second group of data selectors includes a select input that is responsive to the extraction indicator signal.
- the data selector element DSE y provides, at the data output, the bit received at one of the data inputs DI ⁇ that corresponds to the extraction indicator signal.
- the bits provided at the data outputs of the second group of data selector elements are also collectively provided to the extraction circuit output.
- FIG. 1 schematically illustrates a field extraction circuit in accordance with the present invention.
- a first row 1 10 of four-to-one data selectors 1 12a through 1 12d are each configured to receive four bits of an instruction.
- four- to-one data selector 112a receives, at its four inputs, the least significant bit (i.e., bit 0) of each of four words —words 0 through 3— of an input data stream.
- the input data stream may be, for example, instructions to be decoded by a processor decoder.
- the least significant input, DO, of four-to-one data selector 1 12a receives bit 0 of word 0; the next significant input, Dl, receives bit 0 of word 1; the next significant input, D2, receives bit 0 of word 2; and the most significant input, D3, receives bit 0 of word 3.
- Four-to-one data selector 1 12b receives, at its four inputs, the next to least significant bit (i.e., bit
- each of four-to-one data selectors 122a through 122d of row 120 are rotated by one bit from the four bits received by each of the four-to-one data selectors 112a through 122d, of row 110.
- the least significant input of four-to-one data selector 122a, DO receives bit 0 of word 1, as compared to the least significant input of four-to-one data selector 112a receiving bit 0 of word 0.
- a third row 130 of four-to-o ⁇ e data selectors 132a through 132d are each configured to receive the same four bits received by the data selectors 112a through 112d, respectively, of the first row 1 10 and the data selectors 122a through 122d, respectively, of the second row 120.
- the four bits received by each of four-to-one data selectors 132a through 132d of the third row 130 are rotated by one bit from the four bits received by the four-to-one data selectors 122a through 122d, respectively, of the second row 120; and by two bits from the four bits received by the four-to-one data selectors 1 12a through 112d, respectively, of the first row 110.
- a fourth row 140 of four-to-one data selectors 142a through 142d are each configured to receive the same four bits received by the data selectors 112a through 1 12d, respectively, of the first row 110, but rotated by three bits; by the data selectors 122a through 122d, respectively, of the second row 120, but rotated by two bits; and by the data selectors 132a through 132d, respectively, of the third row 130, but rotated by one bit.
- a two-to-one decoder 160 receives a two bit address, ADR [0..1].
- ADR [0..1 ] the two-bit address
- DO and Dl the decoder 160 operates in a conventional manner to assert one, and only one, of the four decoder outputs, Q0 through Q3.
- the decoder outputs, Q0 through Q3, are connected to a four bit bus 162.
- the four bit bus 162 is connected to the select input, S, of every one of the four-to- one data selectors I 12a-1 12d, 122a-122d, 132a-132d, and 142a-142d.
- each of the four-to-one data selectors 112a- 1 12d, 122a-122d, 132a-132d, and 142a- 142d behave conventionally, and in an identical manner. That is, if decoder output Q0 is asserted, each four-to-one data selector outputs, to its Q data output, the value provided at its DO data input. If decoder output Ql is asserted, each four-to-one data selector outputs, to its Q data output, the value provided at its Dl data input. If decoder output Q2 is asserted, each four-to-one data selector outputs, to its Q data output, the value provided at its D2 data input. Finally, if decoder output Q3 is asserted, each four-to- one data selector outputs, to its Q data output, the value provided at its D3 data input.
- decoder output Q0 is asserted
- four-to-one selector 1 12a selects bit 0 of input data stream word 0 to be provided to its output, Q. Otherwise, if decoder output Ql is asserted, then four-to-one selector 112a selects bit 0 of word 1 to be provided to its output, Q. If decoder output Q2 is asserted, then four-to-one selector 112a selects bit 0 of word 2 to be provided to its output, Q. Finally, if decoder output Q3 is asserted, then four-to-one selector 112a selects bit 0 of word 3 to be provided to its output, Q.
- the Q data outputs of the four-to-one data selectors of a particular one of the four rows 110, 120, 130, and 140 collectively provide one of four extracted output values EXTR[0], EXTRfl], EXTR[2], and EXTR[3], respectively.
- the value of the address, ADR [0..1] determines which word of the input data stream will be provided to the extracted outputs, EXTR [0] through EXTR [3]. That is, first, if ADR[0..1] is 0, then word 0 is provided to EXTR [0], word 1 is provided to EXTR [1], word 2 is provided to EXTR [2], and word 3 is provided to EXTR [3]. Second, if ADR [0..1] is 1, then word 1 is provided to EXTR [0], word 2 is provided to EXTR [1], word 3 is provided to EXTR [2], and word 0 is provided to EXTR [3].
- ADR[0..1] 2 is provided to EXTR [0]
- word 3 is provided to EXTR [1]
- word 0 is provided to EXTR [2]
- word 1 is provided to EXTR [3].
- ADR [0..1] 3 is provided to EXTR [0]
- word 0 is provided to EXTR [1]
- word 1 is provided to EXTR [2]
- word 2 is provided to EXTR [3].
- the size of the input data stream words may vary from four, as may the number of input data stream words.
Abstract
The present invention is a data word extraction circuit that receives n data words DWx (for x equal 0 through n-1), where each of the data words DWx having m bit positions BPy (for y = 0 through m-1). The circuit provides at least one of the data words DWx to an extraction circuit output responsive to an extraction indicator signal. Specifically, a group of data selector elements DSEy, each corresponding to a separate one of the bit positions BPy in the received data words. Each data selector element includes a data output DOy and a plurality of data inputs DIx. Each data input DIx is connected to receive a bit from the bit position BPy to which the data selector element DSEy corresponds, of a data word DWx to which the data input DIx corresponds. A select input is responsive to the extraction indicator signal such that the data selector element DSEy provides, at the data output, the bit received at one of the data inputs DIx that corresponds to the extraction indicator signal. The bits provided at the data outputs of the group of data selector elements are collectively provided to the extraction circuit output.
Description
AREA AND TIME EFFICIENT FIELD EXTRACTION CIRCUIT
Technical Field of the Invention
The present invention relates to field extraction circuits and in particular, to a high-speed field extraction circuit which has a minimum wiring complexity.
Background of the Invention
Processor machine code instructions are typically have pre-defined instruction "fields" which may be predictably located within each instruction. Referring to the processor decoder described in commonly-assigned U.S. patent application Serial No. 08/ , entitled "TAGGED PREFETCH
AND INSTRUCTION DECODER FOR VARIABLE LENGTH INSTRUCTION SET AND METHOD OF OPERATION" (atty. docket no. NSC 1-64100), filed on even date herewith and which is hereby incorporated by reference in its entirety, the decoder extracts particular fields of an instπiction to be decoded from an instruction stream.
Well known methods of instruction field extraction involve loading the instruction to be decoded into a register and then shifting the bits of the instruction such that a field of interest is located in a portion of the register (usually the least significant portion of the register) from which the field can be manipulated. However, particularly with the quest for smaller and faster processors, such methods usually require shifting (or transposition) circuitry, which is area and time inefficient. Long wiring distances usually contribute to this area and time inefficiency. For a background on shifting circuitry, the reader is referred to a basic textbook on CMOS design (e.g., CA. Mead and L.A. Conway, Introduction to VLSI Systems. Section 5.7, Addison- Wesley, Reading, Mass., 1980).
What is desired is a circuit for extracting instruction fields which has relatively low wiring complexity and area, and which operates at relatively high speed.
Summary of the Invention
The present invention is a data word extraction circuit that receives n data words DWχ (for x equal 0 through n-1), where each of the data words DWχ having m bit positions BP (for y = 0 through m-l).
The circuit provides at least one of the data words DWχ to an extraction circuit output responsive to an extraction indicator signal. Specifically, a group of data selector elements DSE , each corresponding to a separate one of the bit positions BPγ in the received data words. Each data selector element includes a data output DO and a plurality of data inputs DIχ. Each data input DIχ is connected to receive a bit from the bit position BPV to which the data selector element DSEV corresponds, of a data word DW to y y x which the data input Dlχ corresponds. A select input is responsive to the extraction indicator signal such that the data selector element DSE provides, at the data output, the bit received at one of the data inputs Dlχ that corresponds to the extraction indicator signal. The bits provided at the data outputs of the group of data selector elements are collectively provided to the extraction circuit output. In a further embodiment of the invention, a second group of data selector elements DSE2 is also provided. Each of the data selector elements corresponds to a separate one of the bit positions BP in
the received data words DWχ. Like the first group of data selector elements, each of the second group of data selector elements includes a data output D02 . Each of the second group of data selector elements further includes a plurality of data inputs DI2χ. Each data input DI2χ is connected to receive a bit from the bit position BP to which the data selector element DSE2y corresponds, of a data word DW(x_nR£Mn t0 nicn tne data inPut DI X corresponds. Also like the first group of data selector elements, each of the second group of data selectors includes a select input that is responsive to the extraction indicator signal. The data selector element DSEy provides, at the data output, the bit received at one of the data inputs DIχ that corresponds to the extraction indicator signal. The bits provided at the data outputs of the second group of data selector elements are also collectively provided to the extraction circuit output.
A better understanding of the features and advantages of the invention will be obtained by reference to the following detailed description and accompanying drawings which set forth an illustrative embodiment in which the principles of the invention are utilized.
Brief Description of the Figures Fig. 1 schematically illustrates a field extraction circuit in accordance with the present invention.
Detailed Description
Referring to the field extraction circuit 100 illustrated in Fig. 1, a first row 1 10 of four-to-one data selectors 1 12a through 1 12d are each configured to receive four bits of an instruction. In particular, four- to-one data selector 112a receives, at its four inputs, the least significant bit (i.e., bit 0) of each of four words —words 0 through 3— of an input data stream. The input data stream may be, for example, instructions to be decoded by a processor decoder. The least significant input, DO, of four-to-one data selector 1 12a receives bit 0 of word 0; the next significant input, Dl, receives bit 0 of word 1; the next significant input, D2, receives bit 0 of word 2; and the most significant input, D3, receives bit 0 of word 3. Four-to-one data selector 1 12b receives, at its four inputs, the next to least significant bit (i.e., bit
1) of each of words 0 through 4. Similar to four-to-data selector 112a, input DO receives bit 1 of word 0; input Dl receives bit 1 of word 1; input D2 receives bit 1 of word 2; and input D3 receives bit 1 of word 3. Referring to Fig. 1, it can be seen that a similar pattern is followed for four-to-one data selectors 112c and 112d. A second row 120 of four-to-one data selectors 122a through 122d are each configured to receive the same four bits received by the data selectors 112a through 112d, respectively, of the first row 110, but rotated. That is, referring to Fig. I, it can be seen that the four bits received by each of four-to-one data selectors 122a through 122d of row 120 are rotated by one bit from the four bits received by each of the four-to-one data selectors 112a through 122d, of row 110. For example, the least significant input of four-to-one data selector 122a, DO, receives bit 0 of word 1, as compared to the least significant input of four-to-one data selector 112a receiving bit 0 of word 0.
A third row 130 of four-to-oπe data selectors 132a through 132d are each configured to receive the same four bits received by the data selectors 112a through 112d, respectively, of the first row 1 10 and the data selectors 122a through 122d, respectively, of the second row 120. However, the four bits received by each of four-to-one data selectors 132a through 132d of the third row 130 are rotated by one bit from the four bits received by the four-to-one data selectors 122a through 122d, respectively, of the second row 120; and by two bits from the four bits received by the four-to-one data selectors 1 12a through 112d, respectively, of the first row 110.
Finally, a fourth row 140 of four-to-one data selectors 142a through 142d are each configured to receive the same four bits received by the data selectors 112a through 1 12d, respectively, of the first row 110, but rotated by three bits; by the data selectors 122a through 122d, respectively, of the second row 120, but rotated by two bits; and by the data selectors 132a through 132d, respectively, of the third row 130, but rotated by one bit.
Referring still to Fig. 1, a two-to-one decoder 160 receives a two bit address, ADR [0..1]. When the two-to-one decoder 160 receives the two-bit address, ADR [0..1 ], at its data inputs, DO and Dl, the decoder 160 operates in a conventional manner to assert one, and only one, of the four decoder outputs, Q0 through Q3. The decoder outputs, Q0 through Q3, are connected to a four bit bus 162. It is an important feature that the four bit bus 162 is connected to the select input, S, of every one of the four-to- one data selectors I 12a-1 12d, 122a-122d, 132a-132d, and 142a-142d.
Furthermore, each of the four-to-one data selectors 112a- 1 12d, 122a-122d, 132a-132d, and 142a- 142d behave conventionally, and in an identical manner. That is, if decoder output Q0 is asserted, each four-to-one data selector outputs, to its Q data output, the value provided at its DO data input. If decoder output Ql is asserted, each four-to-one data selector outputs, to its Q data output, the value provided at its Dl data input. If decoder output Q2 is asserted, each four-to-one data selector outputs, to its Q data output, the value provided at its D2 data input. Finally, if decoder output Q3 is asserted, each four-to- one data selector outputs, to its Q data output, the value provided at its D3 data input.
Taking, for example, four-to-one selector 112a, if decoder output Q0 is asserted, then four-to-one selector 1 12a selects bit 0 of input data stream word 0 to be provided to its output, Q. Otherwise, if decoder output Ql is asserted, then four-to-one selector 112a selects bit 0 of word 1 to be provided to its output, Q. If decoder output Q2 is asserted, then four-to-one selector 112a selects bit 0 of word 2 to be provided to its output, Q. Finally, if decoder output Q3 is asserted, then four-to-one selector 112a selects bit 0 of word 3 to be provided to its output, Q. The Q data outputs of the four-to-one data selectors of a particular one of the four rows 110, 120, 130, and 140 collectively provide one of four extracted output values EXTR[0], EXTRfl], EXTR[2], and EXTR[3], respectively.
Thus, the value of the address, ADR [0..1], determines which word of the input data stream will be provided to the extracted outputs, EXTR [0] through EXTR [3]. That is, first, if ADR[0..1] is 0, then word 0 is provided to EXTR [0], word 1 is provided to EXTR [1], word 2 is provided to EXTR [2], and word 3 is provided to EXTR [3]. Second, if ADR [0..1] is 1, then word 1 is provided to EXTR [0], word 2 is provided to EXTR [1], word 3 is provided to EXTR [2], and word 0 is provided to EXTR [3]. Third, if ADR[0..1] is 2, then word 2 is provided to EXTR [0], word 3 is provided to EXTR [1], word 0
is provided to EXTR [2], and word 1 is provided to EXTR [3]. Finally, if ADR [0..1] is 3, then word 3 is provided to EXTR [0], word 0 is provided to EXTR [1], word 1 is provided to EXTR [2], and word 2 is provided to EXTR [3].
A particular embodiment in accordance with the invention having been described, it should be understood that various alternatives to the embodiment of the invention described herein may be employed in practicing the invention. For example, the size of the input data stream words may vary from four, as may the number of input data stream words.
The invention embodiments described herein have been implemented in an integrated circuit which includes a number of additional functions and features which are described in the following co-pending, commonly assigned patent applications, the disclosure of each of which is incorporated herein by reference: U.S. patent application Serial No. 08/ , entitled "DISPLAY CONTROLLER
CAPABLE OF ACCESSING AN EXTERNAL MEMORY FOR GRAY SCALE MODULATION
DATA" (atty. docket no. NSC 1-62700); U.S. patent application Serial No. 08/ , entitled
"SERIAL INTERFACE CAPABLE OF OPERATING IN TWO DIFFERENT SERIAL DATA TRANSFER MODES" (atty. docket no. NSC 1-62800); U.S. patent application Serial No.
08/ , entitled "HIGH PERFORMANCE MULTIFUNCTION DIRECT MEMORY ACCESS
(DMA) CONTROLLER" (atty. docket no. NSC 1-62900); U.S. patent application Serial No.
08/ , entitled "OPEN DRAIN MULTI-SOURCE CLOCK GENERATOR HAVING
MINIMUM PULSE WIDTH" (atty. docket no. NSC 1-63000); U.S. patent application Serial No. 08/ , entitled "INTEGRATED CIRCUIT WITH MULTIPLE FUNCTIONS SHARING
MULTIPLE INTERNAL SIGNAL BUSES ACCORDING TO DISTRIBUTED BUS ACCESS AND CONTROL ARBITRATION" (atty. docket no. NSC 1-63100); U.S. patent application Serial No.
08/ , entitled "EXECUTION UNIT ARCHITECTURE TO SUPPORT x86 INSTRUCTION
SET AND x86 SEGMENTED ADDRESSING" (atty. docket no. NSC1-63300); U.S. patent application Serial No. 08/ , entitled "BARREL SHIFTER" (atty. docket no. NSC 1-63400); U.S. patent application Serial No. 08/ , entitled "BIT SEARCHING THROUGH 8, 16, OR 32-BIT
OPERANDS USING A 32-BIT DATA PATH" (atty. docket no. NSC 1-63500); U.S. patent application
Serial No. 08/ , entitled "DOUBLE PRECISION (64-BIT) SHIFT OPERATIONS USING A
32-BIT DATA PATH" (atty. docket no. NSC 1-63600); U.S. patent application Serial No. 08/ , entitled "METHOD FOR PERFORMING SIGNED DIVISION" (atty. docket no.
NSC 1-63700); U.S. patent application Serial No. 08/ , entitled "METHOD FOR
PERFORMING ROTATE THROUGH CARRY USING A 32-BIT BARREL SHIFTER AND
COUNTER" (atty. docket no. NSC 1-63800); U.S. patent application Serial No. 08/ , entitled
"AREA AND TIME EFFICIENT FIELD EXTRACTION CIRCUIT" (atty. docket no. NSC 1-63900); U.S. patent application Serial No. 08/ , entitled "NON-ARITHMETICAL CIRCULAR
BUFFER CELL AVAILABILITY STATUS INDICATOR CIRCUIT' (atty. docket no. NSC 1-64000);
U.S. patent application Serial No. 08/ , entitled "TAGGED PREFETCH AND
INSTRUCTION DECODER FOR VARIABLE LENGTH INSTRUCTION SET AND METHOD OF OPERATION" (atty. docket no. NSC 1-64100); U.S. patent application Serial No. 08/ ,
entitled "PARTITIONED DECODER CIRCUIT FOR LOW POWER OPERATION" (atty. docket no.
NSC 1-64200); U.S. patent application Serial No. 08/ , entitled "CIRCUIT FOR
DESIGNATING INSTRUCTION POINTERS FOR USE BY A PROCESSOR DECODER" (atty. docket no. NSC 1-64300); U.S. patent application Serial No. 08/ , entitled "CIRCUIT FOR GENERATING A DEMAND-BASED GATED CLOCK" (atty. docket no. NSC 1-64500); U.S. patent application Serial No. 08/ , entitled "INCREMENTOR DECREMENTOR" (atty. docket no.
NSC 1-64700); U.S. patent application Serial No. 08/ , entitled "A PIPELINED
MICROPROCESSOR THAT PIPELINES MEMORY REQUESTS TO AN EXTERNAL MEMORY" (atty. docket no. NSC 1-64800); U.S. patent application Serial No. 08/ , entitled "CODE BREAKPOINT DECODER" (atty. docket no. NSC 1-64900); U.S. patent application Serial No.
08/ , entitled "TWO TIER PREFETCH BUFFER STRUCTURE AND METHOD WITH
BYPASS" (atty. docket no. NSC 1-65000); U.S. patent application Serial No. 08/ , entitled
"INSTRUCTION LIMIT CHECK FOR MICROPROCESSOR" (atty. docket no. NSC 1-65100); U.S. patent application Serial No. 08/ , entitled "A PIPELINED MICROPROCESSOR THAT MAKES MEMORY REQUESTS TO A CACHE MEMORY AND AN EXTERNAL MEMORY
CONTROLLER DURING THE SAME CLOCK CYCLE" (atty. docket no. NSC 1-65200); U.S. patent application Serial No. 08/ , entitled "APPARATUS AND METHOD FOR EFFICIENT
COMPUTATION OF A 486™ MICROPROCESSOR COMPATIBLE POP INSTRUCTION" (atty. docket no. NSC 1-65700); U.S. patent application Serial No. 08/ , entitled "APPARATUS AND METHOD FOR EFFICIENTLY DETERMINING ADDRESSES FOR MISALIGNED DATA STORED IN MEMORY" (atty. docket no. NSC1-65800); U.S. patent application Serial No.
08/ , entitled "METHOD OF IMPLEMENTING FAST 486™ MICROPROCESSOR
COMPATIBLE STRING OPERATION" (atty. docket no. NSC 1-65900); U.S. patent application Serial No. 08/ , entitled "A PIPELINED MICROPROCESSOR THAT PREVENTS THE CACHE FROM BEING READ WHEN THE CONTENTS OF THE CACHE ARE INVALID" (atty. docket no.
NSC 1-66000); U.S. patent application Serial No. 08/ , entitled "DRAM CONTROLLER
THAT REDUCES THE TIME REQUIRED TO PROCESS MEMORY REQUESTS" (atty. docket no.
NSC 1-66300); U.S. patent application Serial No. 08/ , entitled "INTEGRATED PRIMARY
BUS AND SECONDARY BUS CONTROLLER WITH REDUCED PIN COUNT" (atty. docket no. NSC 1-66400); U.S. patent application Serial No. 08/ , entitled "SUPPLY AND INTERFACE
CONFIGURABLE INPUT/OUTPUT BUFFER" (atty. docket no. NSC1-£6500); U.S. patent application
Serial No. 08/ , entitled "CLOCK GENERATION CIRCUIT FOR A DISPLAY
CONTROLLER HAVING A FINE TUNEABLE FRAME RATE" (atty. docket no. NSC1-66600); U.S. patent application Serial No. 08/ , entitled "CONFIGURABLE POWER MANAGEMENT SCHEME" (atty. docket no. NSC 1-66700); U.S. patent application Serial No. 08/ , entitled
"BIDIRECTIONAL PARALLEL SIGNAL INTERFACE" (atty. docket no. NSC 1-67000); U.S. patent application Serial No. 08/ , entitled "LIQUID CRYSTAL DISPLAY (LCD) PROTECTION
CIRCUIT' (atty. docket no. NSC 1-67100); U.S. patent application Serial No. 08/ , entitled
"IN-CIRCUIT EMULATOR STATUS INDICATOR CIRCUIT' (atty. docket no. NSC 1-67400); U.S.
patent application Serial No. 08/ , entitled "DISPLAY CONTROLLER CAPABLE OF
ACCESSING GRAPHICS DATA FROM A SHARED SYSTEM MEMORY" (atty. docket no.
NSC 1-67500); U.S. patent application Serial No. 08/ , entitled "INTEGRATED CIRCUIT
WITH TEST SIGNAL BUSES AND TEST CONTROL CIRCUITS" (atty. docket no. NSC 1-67600);
U.S. patent application Serial no. 08/ , entitled "DECODE BLOCK TEST METHOD AND
APPARATUS" (atty. docket no. NSC 1-68000).
It is intended that the following claims define the scope of the invention and that methods and apparatus within the scope of these claims and their equivalents be covered thereby.
Claims
WHAT IS CLAIMED IS: 1. A data word extraction circuit that receives a plurality (n) of data words DWχ (for x equal 0 through n-1), each of said data words DWχ having a plurality (m) of bit positions BP (for y = 0 through m-l), and that provides one of said data words DWχ to an extraction circuit output responsive to an extraction indicator signal, said data element extraction circuit comprising: a group of data selector elements DSEy, each of said data selector elements corresponding to a separate one of the bit positions BP in the received data words and including a data output DO ; a plurality of data inputs DIχ, each data input DIχ connected to receive a bit from the bit position BP, y, to which the data selector element DSEV corresponds, of a data word DWV Λ to which the data input DIχ corresponds; and a select input responsive to the extraction indicator signal such that the data selector element DSE provides, at the data output, the bit received at one of the data inputs DIχ that corresponds to the extraction indicator signal, the bits provided at the data outputs of the group of data selector elements being collectively provided to the extraction circuit output.
2. A data word extraction circuit as in claim 1, wherein the group of data selector elements DSEV is a first group of data selector elements DSE1 , and further comprising: a second group of data selector elements DSE2y, each of said data selector elements corresponding to a separate one of the bit positions BPy in the received data words DWχ and including a data output D02 ; a plurality of data inputs DI2χ, each data input DI2χ connected to receive a bit from the bit position BP to which the data selector element DSE2 corresponds, of a data word ^^(x+nREMn to mcn tne data 'nPut D'χ corresponds; and a select input responsive to the extraction indicator signal such that the data selector element DSEy provides, at the data output, the bit received at one of the data inputs DIχ that corresponds to the extraction indicator signal, the bits provided at the data outputs of the second group of data selector elements also being collectively provided to the extraction circuit output.
3. A data word extraction circuit as in claim 1, wherein the group of data selector elements DSE is a first group of data selector elements DSEly, and further comprising: a second group of data selector elements DSE2γ, each of said data selector elements corresponding to a separate one of the bit positions BPy in the received data words DWχ and including a data output D02 ; a plurality of data inputs DI2χ, each data input DI2χ connected to receive a bit from the bit position BP to which the data selector element DSE2y corresponds, of a data word Dw7x+i)REMn t0 wn'cn tne tlata mPut DIχ corresponds, where j is an integer between 1 and n-1, inclusive; and a select input responsive to the extraction indicator signal such that the data selector element DSEy provides, at the data output, the bit received at one of the data inputs DIχ that coπesponds to the extraction indicator signal, the bits provided at the data outputs of the second group of data selector elements also being collectively provided to the extraction circuit output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP96917826A EP0776501A1 (en) | 1995-05-26 | 1996-05-23 | Area and time efficient field extraction circuit |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/451,434 | 1995-05-26 | ||
| US08/451,434 US5815736A (en) | 1995-05-26 | 1995-05-26 | Area and time efficient extraction circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO1996037822A1 true WO1996037822A1 (en) | 1996-11-28 |
Family
ID=23792196
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US1996/007583 WO1996037822A1 (en) | 1995-05-26 | 1996-05-23 | Area and time efficient field extraction circuit |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5815736A (en) |
| EP (1) | EP0776501A1 (en) |
| KR (1) | KR970705067A (en) |
| WO (1) | WO1996037822A1 (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56162145A (en) * | 1980-05-17 | 1981-12-12 | Nec Corp | Data arranging circuit |
| EP0368826A2 (en) * | 1988-11-09 | 1990-05-16 | International Business Machines Corporation | Data processing circuit |
| EP0522186A1 (en) * | 1991-07-06 | 1993-01-13 | International Business Machines Corporation | Multiplexer |
| WO1994027211A1 (en) * | 1993-05-07 | 1994-11-24 | Apple Computer, Inc. | Method and system for reordering bytes in a data stream |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3812467A (en) * | 1972-09-25 | 1974-05-21 | Goodyear Aerospace Corp | Permutation network |
| US4162534A (en) * | 1977-07-29 | 1979-07-24 | Burroughs Corporation | Parallel alignment network for d-ordered vector elements |
| KR880001399B1 (en) * | 1983-03-03 | 1988-07-30 | 후지쓰 가부시끼가이샤 | Data processor |
| US4999808A (en) * | 1986-09-26 | 1991-03-12 | At&T Bell Laboratories | Dual byte order data processor |
| US5204953A (en) * | 1989-08-04 | 1993-04-20 | Intel Corporation | One clock address pipelining in segmentation unit |
| US5259006A (en) * | 1990-04-18 | 1993-11-02 | Quickturn Systems, Incorporated | Method for substantially eliminating hold time violations in implementing high speed logic circuits or the like |
| US5189319A (en) * | 1991-10-10 | 1993-02-23 | Intel Corporation | Power reducing buffer/latch circuit |
| US5254888A (en) * | 1992-03-27 | 1993-10-19 | Picopower Technology Inc. | Switchable clock circuit for microprocessors to thereby save power |
| US5438668A (en) * | 1992-03-31 | 1995-08-01 | Seiko Epson Corporation | System and method for extraction, alignment and decoding of CISC instructions into a nano-instruction bucket for execution by a RISC computer |
| US5404473A (en) * | 1994-03-01 | 1995-04-04 | Intel Corporation | Apparatus and method for handling string operations in a pipelined processor |
-
1995
- 1995-05-26 US US08/451,434 patent/US5815736A/en not_active Expired - Lifetime
-
1996
- 1996-05-23 KR KR1019970700501A patent/KR970705067A/en not_active Application Discontinuation
- 1996-05-23 EP EP96917826A patent/EP0776501A1/en not_active Withdrawn
- 1996-05-23 WO PCT/US1996/007583 patent/WO1996037822A1/en not_active Application Discontinuation
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56162145A (en) * | 1980-05-17 | 1981-12-12 | Nec Corp | Data arranging circuit |
| EP0368826A2 (en) * | 1988-11-09 | 1990-05-16 | International Business Machines Corporation | Data processing circuit |
| EP0522186A1 (en) * | 1991-07-06 | 1993-01-13 | International Business Machines Corporation | Multiplexer |
| WO1994027211A1 (en) * | 1993-05-07 | 1994-11-24 | Apple Computer, Inc. | Method and system for reordering bytes in a data stream |
Non-Patent Citations (1)
| Title |
|---|
| PATENT ABSTRACTS OF JAPAN vol. 6, no. 46 (P - 107) 24 March 1982 (1982-03-24) * |
Also Published As
| Publication number | Publication date |
|---|---|
| KR970705067A (en) | 1997-09-06 |
| EP0776501A1 (en) | 1997-06-04 |
| US5815736A (en) | 1998-09-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5163139A (en) | Instruction preprocessor for conditionally combining short memory instructions into virtual long instructions | |
| US5341500A (en) | Data processor with combined static and dynamic masking of operand for breakpoint operation | |
| US5381360A (en) | Modulo arithmetic addressing circuit | |
| KR20080049825A (en) | Fast rotator with embeded masking and method therefor | |
| US5752273A (en) | Apparatus and method for efficiently determining addresses for misaligned data stored in memory | |
| US5652718A (en) | Barrel shifter | |
| US5717909A (en) | Code breakpoint decoder | |
| US5682339A (en) | Method for performing rotate through carry using a 32 bit barrel shifter and counter | |
| CA2324219A1 (en) | A digital signal processor reducing access contention | |
| US5692146A (en) | Method of implementing fast 486TM microprocessor compatible string operations | |
| US5617543A (en) | Non-arithmetical circular buffer cell availability status indicator circuit | |
| US5546353A (en) | Partitioned decode circuit for low power operation | |
| US5831877A (en) | Bit searching through 8, 16, or 32 bit operands using a 32 bit data path | |
| US5655139A (en) | Execution unit architecture to support X86 instruction set and X86 segmented addressing | |
| US5815736A (en) | Area and time efficient extraction circuit | |
| EP0772829A1 (en) | A pipelined microprocessor that makes memory requests to a cache memory and an external memory controller during the same clock cycle | |
| US7039789B2 (en) | Circular addressing algorithms providing increased compatibility with one or more higher-level programming languages | |
| EP0195202B1 (en) | Register selection mechanism and organization of an instruction prefetch buffer | |
| US5751999A (en) | Processor and data memory for outputting and receiving data on different buses for storage in the same location | |
| US5659712A (en) | Pipelined microprocessor that prevents the cache from being read when the contents of the cache are invalid | |
| WO1996038780A2 (en) | Method for performing signed division | |
| US5583453A (en) | Incrementor/decrementor | |
| US5649147A (en) | Circuit for designating instruction pointers for use by a processor decoder | |
| US5687102A (en) | Double precision (64 bit) shift operations using a 32 bit data path | |
| EP0772818A1 (en) | Apparatus and method for executing pop instructions |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): DE KR |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 1019970700501 Country of ref document: KR |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 1996917826 Country of ref document: EP |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWP | Wipo information: published in national office |
Ref document number: 1996917826 Country of ref document: EP |
|
| REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
| WWP | Wipo information: published in national office |
Ref document number: 1019970700501 Country of ref document: KR |
|
| WWW | Wipo information: withdrawn in national office |
Ref document number: 1996917826 Country of ref document: EP |
|
| WWR | Wipo information: refused in national office |
Ref document number: 1019970700501 Country of ref document: KR |