WO1996041380A1 - Memory array having a multi-state element and method for forming such array or cells thereof - Google Patents
Memory array having a multi-state element and method for forming such array or cells thereof Download PDFInfo
- Publication number
- WO1996041380A1 WO1996041380A1 PCT/US1996/009056 US9609056W WO9641380A1 WO 1996041380 A1 WO1996041380 A1 WO 1996041380A1 US 9609056 W US9609056 W US 9609056W WO 9641380 A1 WO9641380 A1 WO 9641380A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- electrodes
- memory
- chalcogenide
- electrode
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
Definitions
- the present invention relates generally to the use of chalcogenide materials in semiconductor devices, and more particularly relates to a method for forming a chalcogenide memory layer for non-volatile memory integrated circuits and to memory arrays including multi-state materials therein.
- chalcogenides are multi-state materials, that is, materials which may be electrically stimulated to change states, from an amorphous state to a crystalline state, for example, or to exhibit different resistivities while in the crystalline state.
- chalcogemde elements may be utilized, for example, as memory cells in a random access memory (RAM) integrated circuit (IC) to store binary data, or data represented in higher-based systems.
- RAM random access memory
- Such memory cells will typically include a cell accessible, for example, by a potential applied to digit lines, in a manner conventionally utilized in memory devices.
- the cell will include the chalcogenide element as a resistive element, and will include an access or isolation device coupled to the chalcogenide element.
- the access device may be a diode.
- chalcogenide alloys may be contemplated for use with the present invention.
- alloys of tellurium, antimony and germanium may be particularly desirable, and alloys having from approximately to 55-85 percent tellurium and on the order of 15-25 percent germanium, are contemplated for use in accordance with the present invention.
- the chalcogenide element will be generally homogeneous (although gradiented alloys may be utilized), and will be alloys formed from tellurium, selenium, germanium, antimony, bismuth, lead, strontium, arsenic, sulfur, silicon, phosphorus, oxygen and mixtures or alloys of such elements.
- the alloys will be selected so as to establish a material capable of assuming multiple, generally stable, states in response to a stimulus. It is
- U.S. Patent No. 5,335,219 is believed to be generally illustrative of the existing state of the art relative to chalcogenide materials, and is believed to provide explanations regarding the current theory of function and operation of chalcogenide elements and their use in memory cells.
- An exemplary specific chalcogenide alloy suitable for use in the present invention is one consisting of Te 56 Ge 22 Sb 22 .
- a cell as generally described above can include electrodes which contact the chalcogenide resistive element. At least one of these electrodes may be one of the identified digit lines, or may be an intermediate conductor. Such a cell will also have a chalcogenide "active area", that is, an area of the chalcogenide element which can be programmed to have different resistivity values. The larger the active area, the more current and the more time is necessary to program the memory cell.
- the chalcogenide elements are small and discrete elements, each physically and electrically isolated from each other. Creating a plurality of separate chalcogenide islands has necessitated additional and precise etching and masking steps.
- Chalcogenide materials are very susceptible to damage by most present silicon semiconductor processing techniques. Silicon processing can require temperatures that liquify chalcogenides, thus destroying them as process-worthy materials.
- chalcogenides are compatible with metalization and passivation processes. In part, this is due to the fact that these processes are performed at lower temperatures; typically below 350°C. Additionally, chalcogenide materials are very easily contaminated. Direct contact between silicon and chalcogenide can "poison" both materials, rendering each inoperable For this reason, isolation barriers, or diffusion barriers, must often be included to prevent undesirable contamination of the chalcogenide material.
- Techniques for forming a chalcogenide memory cell have included the establishing of a chalcogenide electrode with an insulation layer thereon. A hole is then formed in the insulation layer, forming an access port. The chalcogenide layer has then been deposited, establishing electrical communication through the hole.
- the present invention provides new methods for forming a chalcogenide memory array having a continuous chalcogenide layer extending across a plurality of cells.
- the methods and apparatus of the present invention prevent damage to the chalcogenide layer and provide higher manufacturing efficiency by reducing the number of masking and etching steps.
- chalcogenide cells manufactured in accordance with the present invention may provide a plurality of high-density memory cells with small and discrete active areas.
- the present invention comprises a novel memory device including a plurality of memory arrays, each memory array having a plurality of memory cells.
- the memory cells can be arranged in trenches formed by dielectric materials or can be part of memory array patterns.
- Each memory cell has a multi-state element formed as an active area of a generally continuous layer of a selected multi-state material, preferably a chalcogenide material.
- the multi-state material layer extends across a plurality of said memory cells.
- a method of manufacturing the multi-state element assemblies includes the steps of first providing one or more electrodes placed at selected locations within an array area in a base structure.
- the base structure generally includes an underlayer, having a plurality of access devices, and a dielectric material volume covering the underlayer.
- an electrode material layer is placed between the underlayer and the dielectric volume. The electrodes in this layer couple to a corresponding access device and can be placed within the dielectric layer by lithography or as plugs or pillars placed by chemical vapor deposition inside of openings or trenches etched into the dielectric volume.
- the next step includes applying the multi-state material layer over the array area, preferably using a sputtering technique.
- the areas of the multi-state material layer in proximate contact with the electrodes become active areas that can act as nonvolatile resistive memory elements.
- a first conductive layer is then applied over at least a portion of the multi-state material layer
- the first conductive layer can serve as a diffusion barrier and/or may be a conductive buss electrically coupling a number of active areas.
- a second conductive layer can then be applied over at least a portion of the first conductive layer.
- the second conductive layer can again electrically couple a plurality of active areas.
- the multi-state material layer is applied directly over a generally flat array area of a base structure.
- a continuous electrode material layer is immediately applied over the multi-state material layer, thereby creating a multi-layer stack.
- the whole multi-layer stack is then etched into memory array patterns.
- Figure 1 is a top plan view of a memory device having a plurality of memory arrays in accordance with the present invention.
- Figure 2 is a top plan view of a portion of one of the memory arrays of the memory device of Figure 1 , the memory array including a memory cell.
- Figure 3 is an electrical schematic diagram representing a memory cell including a resistive element coupled to a corresponding access device.
- Figure 4 is a partial isometric view of a cross-sectional cut along line -4 of the RAM cell array of Figure 2.
- Figure 5 is a partial isometric view of the memory cell array of Figure 2 at a post oxide etch step of manufacture.
- Figure 6 is an elevation view of a cross-sectional cut of a memory cell array manufactured in accordance with a post-stacking etch technique of the present invention.
- Figure 7 is an elevation view of a cross-sectional cut of a chalcogenide memory cell manufactured in accordance with the via fill method of the present invention.
- Figure 8 is an elevation view of a cross-sectional cut of a chalcogenide memory cell manufactured in accordance with the plug fill method of the present invention.
- Figure 9 is a side view of a cross-sectional cut of a chalcogenide memory cell manufactured in accordance with the pillar method of the present invention.
- Memory devices are integrated circuit. (IC) devices that include built-in memory storage.
- Memory device 10 illustrated in Figure 1, includes a plurality of memory cell arrays 11.
- each cell array 11 also called a memory core
- each cell array 11 includes a plurality of memory cells 20 addressable by access lines.
- the memory cells may be arranged to share connections in generally perpendicular rows (word lines) and columns (bit lines).
- Each cell 20 can be accessed for reading or writing by a corresponding access or isolation device (shown in Figure 3) by selecting the corresponding row and column coordinates.
- each cell includes a multi-state element.
- this multi-state element is a chalcogenide element having a plurality of resistance states achievable by electrical programming of the element.
- the schematic of Figure 3 represents how each memory cell 20 includes a resistive chalcogenide element 30 and an access or isolation device 40 coupled to the resistive chalcogenide element 30.
- the access device 40 is a diode.
- access device 40 serves to isolate the resistive element 30, until it is appropriately addressed through the word and bit lines to read or write the resistive element.
- Other devices, such as transistors or diode pairs could, of course, also be utilized.
- Each cell 20 is coupled in series between a word line 50 and a bit line 60. Each cell 20 can be programmed by changing the value of the resistive element 30 by electrical stimulation.
- Figure 4 illustrates a partial isometric view of an exemplary cell 20 of array
- the cell array 11 includes a base underlayer 12 having elements utilized to complete the integrated circuit, such as the access device diodes and circuit lines. Although lined as a solid element, a plurality of structures may be formed on a substrate to form the remainder of the memory cell and related structures.
- a relatively thin passivation layer 14 directly above the base underlayer 12 is a relatively thin passivation layer 14.
- the trenches 18 have a first recessed dielectric surface 17 at the level of the passivation layer 14 and a second higher level dielectric surface 19 at the top of the protective layer strips 16.
- a plurality of bottom electrodes 22 are placed at selected spaced locations along the trenches 18.
- the electrodes 22 electrically couple to the underlayer 12 and provide electrical contact areas 24 (shown in Figure 5) for making electrical contact to a chalcogenide memory layer 26 (other multi-state materials which exhibit discrete active areas could also be used as the memory layer).
- the chalcogenide memory layer 26 extends as an unbroken continuous layer along the bottom of each trench 18 over the first dielectric surface 17.
- An electrode material layer 28 extends over the chalcogenide memory layer 24, filling up the trenches 18 completely.
- the electrode material layer 28 will preferably be selected to be non-contaminative with the chosen chalcogenide material.
- the electrode material layer can include a diffusion barrier material which may be utilized to prevent contamination or other disruption of the chalcogenide material.
- the electrode material layer 28 can comprise more than one layer, such as a first diffusion layer and one (or more) conductive layers serving as the electrode.
- Suitable materials for the electrode layer will typically include conductive metals and/or alloys, such as, for example, tungsten, titanium nitride, carbon and molybdenum.
- the chalcogenide layer 26 will have discrete active areas 32 of a limited dimension surrounded by areas of generally permanently low resistance chalcogenide.
- the active areas 32 act as a nonvolatile resistive memory elements (the functional equivalent- to the resistive element 30 of Fig. 2) of the memory cell 20.
- the electrode material layer 28 electrically couples the active areas 32.
- each active area 32 is to some extent dependent on the dimensions of the contact area 24 of the electrode 22. Minimizing the contact areas 24 will substantially tend to minimize the active area 32. Since the programming rates and programming current are directly related to the size of the active area 32, a smaller active area 32 reduces the time and electrical current required to program the memory cell 20. Moreover, reduced programming current requirements result in reduced cross-talk and therefore in potentially reduced cell-to-cell distance or pitch. Reduced cell-to-cell distance, as well as reduced cell size, facilitate higher cell density and higher memory capacities.
- the contact area 24 will be formed to have a diameter of 50 nm-100 nm, the passivation layer 14 is formed with a thickness of 50 nm-500 nm, and the trench 18 has a depth of 700 nm and a width of 500 nm.
- a preferred method to manufacture the cell array 11 shown in Figures 1 and 2 is to begin by forming the underlayer 12, including the electrodes 22. Fabrication of underlayer 12 can be accomplished by silicon manufacturing methods generally known in the art. Passivation layer 14 is applied to the underlayer 12, preferably by
- the electrodes can be placed in the passivation layer 14 by
- the objective will be to form a small contact area electrically coupled to one or more element within
- the thick protective layer 16 is applied (again, preferably by deposition) over the passivation layer 14. Together, the thick protective layer 16 and the passivation layer 14 create a dielectric volume.
- a preferred method of forming the trenches 18 is to print a photo-resist pattern on the protective layer 16, with exposed areas of no resist matching the intended location of the trenches 18 over the electrode contact areas 24. An anisotropic oxide etch is then used to remove the exposed areas of the protective layer 16, creating trenches 18 and leaving the contact areas 24 exposed as shown in Figure 5. After the etching of the trenches 18, the photo-resist pattern is removed.
- chalcogenide memory layer 26 is applied onto a bottom surface of the trenches 18.
- the chalcogenide memory layer 26 is sputtered and has a thickness of about 50 nm. Because of the poor step coverage of the sputtering technique, the sidewalls of the trench are not covered or are minimally covered. This will leave a continuous layer of chalcogenide extending over a plurality of electrodes.
- the upper electrode material layer 28 is applied on top of the
- the electrode material layer 28 can include a first diffusion barrier/sub-layer and several other conductive sub-layers deposited consecutively. The different conductive sub-layers can electrically couple to different active areas 32. Any surplus electrode material or chalcogenide deposited on top of the protective layer 16 is preferably etched back, to insure separation of the trenches 18. Each filled trench 18 then becomes a low resistance buss, such as an access line, for the memory cell array 11. Additionally, the electrode material layer 28 encases the chalcogenide layer 26 in a protective envelope that prevents
- Figure 6 illustrates a memory cell array manufactured in accordance with an alternative "post-stack etching" method.
- an underlayer 112 similar to underlayer 12 of the previous embodiment and having regularly spaced electrodes 122 is provided.
- a passivation layer 114 is deposited over this underlayer 112.
- the next step is to place (by deposition, sputtering or any other similar method) a thin chalcogenide layer 126 over the entire surface of the passivation layer 114.
- each electrode layer 128 and chalcogenide layer 126 will extend perpendicularly to the plane of illustration.
- a second passivation/protection layer 116 is deposited over the etched patterns to protect the memory array during handling.
- the post-stack etch method allows the fabrication of a memory array with minimal fabrication steps, while still protecting the chalcogenide material.
- An upper portion of the electrode layer 128 serves as a conductive path for large currents, while also serving as an electrode to the chalcogenide layer.
- the portion of the chalcogenide above each electrode 122 becomes an active area 132, acting as a nonvolatile memory element.
- Figure 7 is a side view of a cross-sectional cut of another type of a
- chalcogenide memory cell 220 manufactured using a "via fill” method.
- the cell 220 is one of many similar regularly spaced cells in a memory cell array.
- Memory cell 220 includes an underlayer 212. Directly over the underlayer
- a dielectric protective layer 216 covers the
- a cell opening or via 218 is etched through the protective layer 216.
- the via 218 can be part of a trench or can be one of a distributed array of individual openings.
- a chalcogenide layer 226 covers both the protective layer 216 and the via 218.
- An electrode material layer 228 in turn covers the chalcogenide layer 226.
- the electrode material layer 228 can comprise a first conductive layer acting as a diffusion barrier and one or more additional conductive layers.
- An electrode 222 is located at the bottom of the opening 218 on the passivation layer 214. The electrode 222 electrically couples the underlayer 212 and the chalcogenide layer 226.
- the first step is to provide underlayer 212.
- Underlayer 212 can be manufactured by silicon device manufacturing methods known in the art.
- the passivation layer 214 is then applied, preferably by deposition, over the underlayer 212, with the electrodes 222 placed in a grid pattern at selected spaced locations.
- the protective layer 216 is applied and formed, preferably deposited and etched, to form the via 218.
- a micropore can be used to minimize the contact area 224 of electrode 222 and thus minimize the active area 232 of the chalcogenide layer 226 where desired. If the via 218 can be formed to have a sufficiently small dimension (for example, preferably about 100 nm or less), a micropore will not be necessary for many applications.
- the chalcogenide layer 226 and the electrode layer 228 are identical.
- the whole stack of chalcogenide and electrode layers can be patterned and etched.
- the chalcogenide layer 226 is sputtered, leaving vertical surfaces of the via 218
- FIG. 8 illustrates a cross-sectional cut of another type of chalcogenide memory cell 320 manufactured in accordance with a "plug fill" method.
- the main difference between the memory cell 320 of Figure 8 and the memory cell 220 of Figure 7 is the use of a "plug" 342 to couple an underlayer 312 with a chalcogenide layer 326.
- the plug 342 is preferably tungsten or another conductive material that can be deposited using chemical vapor deposition.
- the plug 342 is deposited flush into an opening 318 etched on a protective layer 316.
- the plug 342 and the protective layer 316 are both covered, first by a thin chalcogenide layer 326 and then by a thicker electrode material layer 328.
- the chalcogenide layers will be applied by sputtering.
- plug 342 may be configured to be approximately 100 nm in width and 300 nm in height.
- the plug 342 will typically interface with a relatively larger conductor 322- in the underlayer 312.
- the conductor 322 can either be a portion of the elements forming the underlayer 322 (that is, elements of an access device such as diodes or transistors) or may be electrically coupled to them.
- FIG 9 is a side view of a cross-sectional cut of a "pillar" topology chalcogenide memory cell 420.
- the first step in the manufacture of memory cell 420 is to provide an underlayer 412.
- the underlayer 412 includes access device elements (e.g., diodes, bipolar transistors).
- a thin lower electrode material layer 434 is applied, generally by deposition, over the underlayer 412.
- a protective layer 416 (of a material such as BPSG) is applied and formed over the electrode material layer 434.
- the protective layer 416 is several tenths of a micrometer thicker than its final intended thickness.
- An array of cell openings 418 are made into the protective layer 416.
- the layers 434 and 416 are deposited, and a cell opening 418 is etched in layer 416 in a conventional manner. Pillar 444 is then formed inside of an etched cell opening 418 using CVD. Acceptable materials for this pillar 444 are tungsten or other CVD compatible conductive materials.
- the protective layer 416 is selectively etched to its final intended thickness, lowering the sidewalls of the cell opening 418 and leaving pillar 444 with a protruding portion 446 extending above a top surface of the protective layer 416.
- a coating of a spacer material such as silicon dioxide or silicon nitride, is deposited over the protective layer 416 and etched back to form side spacers 448 surrounding the sides of the protruding portion 446 of pillar 444, thereby providing an insulative barrier therearound.
- a chalcogenide layer 426 may then be deposited above the protective layer 416, the side spacers 448, and a top surface of the protruding portion 446.
- a preferred method of deposition is sputtering, which leaves vertical surfaces with little or no chalcogenide covering. Thus, a relatively isolated active chalcogenide area 432 is created on the top surface of pillar 444, without the need to etch exposed
- Electrode material layer 428 is deposited immediately after the sputtering process, covering and protecting the chalcogenide layer 426.
- Electrode material layer 428 can include a metal layer and a diffusion barrier (e.g., titanium nitride). This layer will be either etched, or formed initially, to define electrode lines, which may serve as word lines. Because the non-active portion of chalcogenide layer 426 (i.e., generally that part not above pillar 444) should not extend across multiple electrode lines, the chalcogenide material should be etched or otherwise removed from extending between these lines to avoid shorting between the lines.
- a preferred ratio between the diameter of the active area and the cell to cell distance is currently preferably between 5:1 and 10:1, thus minimizing cross-talk. Any thermal or electrical disturbances caused by the programming of any one active area are conducted away by the electrode material layer acting as a low resistance buss.
- the use of a single contiguous chalcogenide layer increases manufacturing efficiency by eliminating segmentation masking and etching steps.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU59872/96A AU5987296A (en) | 1995-06-07 | 1996-06-05 | Memory array having a multi-state element and method for for ming such array or cells thereof |
JP50146797A JP3245174B2 (en) | 1995-06-07 | 1996-06-05 | Memory array having multi-state emergent and method for forming the array or cells of the array |
KR1019970708880A KR100293866B1 (en) | 1995-06-07 | 1996-06-05 | Memory array having a multi-state element and method for forming such array or cells thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/486,639 US5869843A (en) | 1995-06-07 | 1995-06-07 | Memory array having a multi-state element and method for forming such array or cells thereof |
US08/486,639 | 1995-06-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1996041380A1 true WO1996041380A1 (en) | 1996-12-19 |
Family
ID=23932683
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/009056 WO1996041380A1 (en) | 1995-06-07 | 1996-06-05 | Memory array having a multi-state element and method for forming such array or cells thereof |
Country Status (5)
Country | Link |
---|---|
US (2) | US5869843A (en) |
JP (1) | JP3245174B2 (en) |
KR (1) | KR100293866B1 (en) |
AU (1) | AU5987296A (en) |
WO (1) | WO1996041380A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998036446A2 (en) * | 1996-10-02 | 1998-08-20 | Micron Technology, Inc. | A method for fabricating a small area of contact between electrodes |
US6567293B1 (en) | 2000-09-29 | 2003-05-20 | Ovonyx, Inc. | Single level metal memory cell using chalcogenide cladding |
WO2003073512A1 (en) * | 2002-02-22 | 2003-09-04 | Ovonyx, Inc. | Single level metal memory cell using chalcogenide cladding |
JP2006253711A (en) * | 1997-12-04 | 2006-09-21 | Axon Technologies Corp | Programmable sub-surface aggregating metallization structure and method of making same |
WO2008026081A2 (en) * | 2006-08-31 | 2008-03-06 | Interuniversitair Microelektronica Centrum (Imec) | Method for manufacturing a resistive switching device and devices obtained thereof |
US8873274B2 (en) | 2005-03-28 | 2014-10-28 | Samsung Electronics Co., Ltd. | Resistive memory cells and devices having asymmetrical contacts |
RU2618959C2 (en) * | 2015-02-10 | 2017-05-11 | Евгений Фёдорович Троян | Electrically alterable storage device |
Families Citing this family (266)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6420725B1 (en) * | 1995-06-07 | 2002-07-16 | Micron Technology, Inc. | Method and apparatus for forming an integrated circuit electrode having a reduced contact area |
US6653733B1 (en) | 1996-02-23 | 2003-11-25 | Micron Technology, Inc. | Conductors in semiconductor devices |
US6337266B1 (en) | 1996-07-22 | 2002-01-08 | Micron Technology, Inc. | Small electrode for chalcogenide memories |
US6015977A (en) | 1997-01-28 | 2000-01-18 | Micron Technology, Inc. | Integrated circuit memory cell having a small active area and method of forming same |
US7173317B1 (en) | 1998-11-09 | 2007-02-06 | Micron Technology, Inc. | Electrical and thermal contact for use in semiconductor devices |
US6563156B2 (en) * | 2001-03-15 | 2003-05-13 | Micron Technology, Inc. | Memory elements and methods for making same |
US6653193B2 (en) * | 2000-12-08 | 2003-11-25 | Micron Technology, Inc. | Resistance variable device |
US6638820B2 (en) * | 2001-02-08 | 2003-10-28 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices |
JP4742429B2 (en) * | 2001-02-19 | 2011-08-10 | 住友電気工業株式会社 | Method for producing glass particulate deposit |
US6727192B2 (en) * | 2001-03-01 | 2004-04-27 | Micron Technology, Inc. | Methods of metal doping a chalcogenide material |
US6818481B2 (en) | 2001-03-07 | 2004-11-16 | Micron Technology, Inc. | Method to manufacture a buried electrode PCRAM cell |
US6734455B2 (en) * | 2001-03-15 | 2004-05-11 | Micron Technology, Inc. | Agglomeration elimination for metal sputter deposition of chalcogenides |
US7102150B2 (en) | 2001-05-11 | 2006-09-05 | Harshfield Steven T | PCRAM memory cell and method of making same |
US6825058B2 (en) * | 2001-06-28 | 2004-11-30 | Sharp Laboratories Of America, Inc. | Methods of fabricating trench isolated cross-point memory array |
US6951805B2 (en) * | 2001-08-01 | 2005-10-04 | Micron Technology, Inc. | Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry |
US6737312B2 (en) | 2001-08-27 | 2004-05-18 | Micron Technology, Inc. | Method of fabricating dual PCRAM cells sharing a common electrode |
US6881623B2 (en) * | 2001-08-29 | 2005-04-19 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device |
US6784018B2 (en) * | 2001-08-29 | 2004-08-31 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices and method of forming a programmable memory cell of memory circuitry |
US6955940B2 (en) * | 2001-08-29 | 2005-10-18 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices |
US6709958B2 (en) * | 2001-08-30 | 2004-03-23 | Micron Technology, Inc. | Integrated circuit device and fabrication using metal-doped chalcogenide materials |
US6646902B2 (en) | 2001-08-30 | 2003-11-11 | Micron Technology, Inc. | Method of retaining memory state in a programmable conductor RAM |
US6815818B2 (en) * | 2001-11-19 | 2004-11-09 | Micron Technology, Inc. | Electrode structure for use in an integrated circuit |
US6791859B2 (en) * | 2001-11-20 | 2004-09-14 | Micron Technology, Inc. | Complementary bit PCRAM sense amplifier and method of operation |
US6597031B2 (en) | 2001-12-18 | 2003-07-22 | Mitsubishi Denki Kabushiki Kaisha | Ovonic unified memory device and magnetic random access memory device |
US6873538B2 (en) * | 2001-12-20 | 2005-03-29 | Micron Technology, Inc. | Programmable conductor random access memory and a method for writing thereto |
US6909656B2 (en) * | 2002-01-04 | 2005-06-21 | Micron Technology, Inc. | PCRAM rewrite prevention |
US20030143782A1 (en) * | 2002-01-31 | 2003-07-31 | Gilton Terry L. | Methods of forming germanium selenide comprising devices and methods of forming silver selenide comprising structures |
US6867064B2 (en) * | 2002-02-15 | 2005-03-15 | Micron Technology, Inc. | Method to alter chalcogenide glass for improved switching characteristics |
US6791885B2 (en) * | 2002-02-19 | 2004-09-14 | Micron Technology, Inc. | Programmable conductor random access memory and method for sensing same |
US6847535B2 (en) | 2002-02-20 | 2005-01-25 | Micron Technology, Inc. | Removable programmable conductor memory card and associated read/write device and method of operation |
US6891749B2 (en) * | 2002-02-20 | 2005-05-10 | Micron Technology, Inc. | Resistance variable ‘on ’ memory |
US6809362B2 (en) * | 2002-02-20 | 2004-10-26 | Micron Technology, Inc. | Multiple data state memory cell |
US7087919B2 (en) * | 2002-02-20 | 2006-08-08 | Micron Technology, Inc. | Layered resistance variable memory device and method of fabrication |
US7151273B2 (en) * | 2002-02-20 | 2006-12-19 | Micron Technology, Inc. | Silver-selenide/chalcogenide glass stack for resistance variable memory |
US6937528B2 (en) * | 2002-03-05 | 2005-08-30 | Micron Technology, Inc. | Variable resistance memory and method for sensing same |
US6849868B2 (en) | 2002-03-14 | 2005-02-01 | Micron Technology, Inc. | Methods and apparatus for resistance variable material cells |
US6751114B2 (en) * | 2002-03-28 | 2004-06-15 | Micron Technology, Inc. | Method for programming a memory cell |
US6579760B1 (en) | 2002-03-28 | 2003-06-17 | Macronix International Co., Ltd. | Self-aligned, programmable phase change memory |
US6864500B2 (en) * | 2002-04-10 | 2005-03-08 | Micron Technology, Inc. | Programmable conductor memory cell structure |
US6858482B2 (en) * | 2002-04-10 | 2005-02-22 | Micron Technology, Inc. | Method of manufacture of programmable switching circuits and memory cells employing a glass layer |
US6855975B2 (en) * | 2002-04-10 | 2005-02-15 | Micron Technology, Inc. | Thin film diode integrated with chalcogenide memory cell |
US6731528B2 (en) * | 2002-05-03 | 2004-05-04 | Micron Technology, Inc. | Dual write cycle programmable conductor memory system and method of operation |
US6890790B2 (en) | 2002-06-06 | 2005-05-10 | Micron Technology, Inc. | Co-sputter deposition of metal-doped chalcogenides |
US6825135B2 (en) | 2002-06-06 | 2004-11-30 | Micron Technology, Inc. | Elimination of dendrite formation during metal/chalcogenide glass deposition |
US7015494B2 (en) * | 2002-07-10 | 2006-03-21 | Micron Technology, Inc. | Assemblies displaying differential negative resistance |
US7209378B2 (en) * | 2002-08-08 | 2007-04-24 | Micron Technology, Inc. | Columnar 1T-N memory cell structure |
US6864503B2 (en) * | 2002-08-09 | 2005-03-08 | Macronix International Co., Ltd. | Spacer chalcogenide memory method and device |
US6850432B2 (en) | 2002-08-20 | 2005-02-01 | Macronix International Co., Ltd. | Laser programmable electrically readable phase-change memory method and device |
US7018863B2 (en) * | 2002-08-22 | 2006-03-28 | Micron Technology, Inc. | Method of manufacture of a resistance variable memory cell |
KR100448893B1 (en) * | 2002-08-23 | 2004-09-16 | 삼성전자주식회사 | Phase-changeable memory device and method for fabricating the same |
US6867996B2 (en) * | 2002-08-29 | 2005-03-15 | Micron Technology, Inc. | Single-polarity programmable resistance-variable memory element |
US6831019B1 (en) | 2002-08-29 | 2004-12-14 | Micron Technology, Inc. | Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes |
US6864521B2 (en) * | 2002-08-29 | 2005-03-08 | Micron Technology, Inc. | Method to control silver concentration in a resistance variable memory element |
US7163837B2 (en) | 2002-08-29 | 2007-01-16 | Micron Technology, Inc. | Method of forming a resistance variable memory element |
US7294527B2 (en) | 2002-08-29 | 2007-11-13 | Micron Technology Inc. | Method of forming a memory cell |
US6867114B2 (en) | 2002-08-29 | 2005-03-15 | Micron Technology Inc. | Methods to form a memory cell with metal-rich metal chalcogenide |
US7010644B2 (en) * | 2002-08-29 | 2006-03-07 | Micron Technology, Inc. | Software refreshed memory device and method |
US20040040837A1 (en) * | 2002-08-29 | 2004-03-04 | Mcteer Allen | Method of forming chalcogenide sputter target |
US7364644B2 (en) * | 2002-08-29 | 2008-04-29 | Micron Technology, Inc. | Silver selenide film stoichiometry and morphology control in sputter deposition |
US6957158B1 (en) * | 2002-12-23 | 2005-10-18 | Power Measurement Ltd. | High density random access memory in an intelligent electric device |
US6813178B2 (en) * | 2003-03-12 | 2004-11-02 | Micron Technology, Inc. | Chalcogenide glass constant current device, and its method of fabrication and operation |
US7022579B2 (en) | 2003-03-14 | 2006-04-04 | Micron Technology, Inc. | Method for filling via with metal |
US7050327B2 (en) * | 2003-04-10 | 2006-05-23 | Micron Technology, Inc. | Differential negative resistance memory |
US7067865B2 (en) * | 2003-06-06 | 2006-06-27 | Macronix International Co., Ltd. | High density chalcogenide memory cells |
US6873541B2 (en) * | 2003-06-09 | 2005-03-29 | Macronix International Co., Ltd. | Nonvolatile memory programmble by a heat induced chemical reaction |
US6930909B2 (en) | 2003-06-25 | 2005-08-16 | Micron Technology, Inc. | Memory device and methods of controlling resistance variation and resistance profile drift |
US6961277B2 (en) | 2003-07-08 | 2005-11-01 | Micron Technology, Inc. | Method of refreshing a PCRAM memory device |
US7061004B2 (en) * | 2003-07-21 | 2006-06-13 | Micron Technology, Inc. | Resistance variable memory elements and methods of formation |
US20050029504A1 (en) * | 2003-08-04 | 2005-02-10 | Karpov Ilya V. | Reducing parasitic conductive paths in phase change memories |
EP1505656B1 (en) * | 2003-08-05 | 2007-01-03 | STMicroelectronics S.r.l. | Process for manufacturing a phase change memory array in Cu-damascene technology and phase change memory array manufactured thereby |
US6903361B2 (en) * | 2003-09-17 | 2005-06-07 | Micron Technology, Inc. | Non-volatile memory structure |
US6916696B1 (en) * | 2003-11-20 | 2005-07-12 | Advanced Micro Devices, Inc. | Method for manufacturing a memory element |
US7098068B2 (en) * | 2004-03-10 | 2006-08-29 | Micron Technology, Inc. | Method of forming a chalcogenide material containing device |
US7583551B2 (en) * | 2004-03-10 | 2009-09-01 | Micron Technology, Inc. | Power management control and controlling memory refresh operations |
WO2005096409A1 (en) * | 2004-03-16 | 2005-10-13 | Dow Corning Corporation | Organic light-emitting diode |
JP5281746B2 (en) * | 2004-05-14 | 2013-09-04 | ルネサスエレクトロニクス株式会社 | Semiconductor memory device |
KR100642634B1 (en) * | 2004-06-29 | 2006-11-10 | 삼성전자주식회사 | PRAMs Having A Gate Phase-Change Layer Pattern And Methods Of Forming The Same |
US7190048B2 (en) * | 2004-07-19 | 2007-03-13 | Micron Technology, Inc. | Resistance variable memory device and method of fabrication |
US7354793B2 (en) | 2004-08-12 | 2008-04-08 | Micron Technology, Inc. | Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element |
US7326950B2 (en) * | 2004-07-19 | 2008-02-05 | Micron Technology, Inc. | Memory device with switching glass layer |
US7365411B2 (en) * | 2004-08-12 | 2008-04-29 | Micron Technology, Inc. | Resistance variable memory with temperature tolerant materials |
KR100623181B1 (en) * | 2004-08-23 | 2006-09-19 | 삼성전자주식회사 | Phase-changeable memory device and method of manufacturing the same |
US7151688B2 (en) * | 2004-09-01 | 2006-12-19 | Micron Technology, Inc. | Sensing of resistance variable memory devices |
KR100687709B1 (en) * | 2004-11-04 | 2007-02-27 | 한국전자통신연구원 | Multibit phase change memory device and method for driving the same |
US20060108667A1 (en) * | 2004-11-22 | 2006-05-25 | Macronix International Co., Ltd. | Method for manufacturing a small pin on integrated circuits or other devices |
US7220983B2 (en) * | 2004-12-09 | 2007-05-22 | Macronix International Co., Ltd. | Self-aligned small contact phase-change memory method and device |
US20060131555A1 (en) * | 2004-12-22 | 2006-06-22 | Micron Technology, Inc. | Resistance variable devices with controllable channels |
US7374174B2 (en) * | 2004-12-22 | 2008-05-20 | Micron Technology, Inc. | Small electrode for resistance variable devices |
US7709334B2 (en) | 2005-12-09 | 2010-05-04 | Macronix International Co., Ltd. | Stacked non-volatile memory device and methods for fabricating the same |
US7317200B2 (en) | 2005-02-23 | 2008-01-08 | Micron Technology, Inc. | SnSe-based limited reprogrammable cell |
US7269044B2 (en) | 2005-04-22 | 2007-09-11 | Micron Technology, Inc. | Method and apparatus for accessing a memory array |
US7427770B2 (en) | 2005-04-22 | 2008-09-23 | Micron Technology, Inc. | Memory array for increased bit density |
US7709289B2 (en) * | 2005-04-22 | 2010-05-04 | Micron Technology, Inc. | Memory elements having patterned electrodes and method of forming the same |
US7269079B2 (en) * | 2005-05-16 | 2007-09-11 | Micron Technology, Inc. | Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory |
US7514367B2 (en) * | 2005-06-17 | 2009-04-07 | Macronix International Co., Ltd. | Method for manufacturing a narrow structure on an integrated circuit |
US7598512B2 (en) * | 2005-06-17 | 2009-10-06 | Macronix International Co., Ltd. | Thin film fuse phase change cell with thermal isolation layer and manufacturing method |
US7321130B2 (en) * | 2005-06-17 | 2008-01-22 | Macronix International Co., Ltd. | Thin film fuse phase change RAM and manufacturing method |
US8237140B2 (en) * | 2005-06-17 | 2012-08-07 | Macronix International Co., Ltd. | Self-aligned, embedded phase change RAM |
US7696503B2 (en) * | 2005-06-17 | 2010-04-13 | Macronix International Co., Ltd. | Multi-level memory cell having phase change element and asymmetrical thermal boundary |
US7238994B2 (en) * | 2005-06-17 | 2007-07-03 | Macronix International Co., Ltd. | Thin film plate phase change ram circuit and manufacturing method |
US7534647B2 (en) | 2005-06-17 | 2009-05-19 | Macronix International Co., Ltd. | Damascene phase change RAM and manufacturing method |
US7514288B2 (en) * | 2005-06-17 | 2009-04-07 | Macronix International Co., Ltd. | Manufacturing methods for thin film fuse phase change ram |
US7233520B2 (en) * | 2005-07-08 | 2007-06-19 | Micron Technology, Inc. | Process for erasing chalcogenide variable resistance memory bits |
KR100669851B1 (en) * | 2005-07-12 | 2007-01-16 | 삼성전자주식회사 | Method of manufacturing a phase-changeable memory device |
US7274034B2 (en) * | 2005-08-01 | 2007-09-25 | Micron Technology, Inc. | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US7317567B2 (en) * | 2005-08-02 | 2008-01-08 | Micron Technology, Inc. | Method and apparatus for providing color changing thin film material |
US7332735B2 (en) * | 2005-08-02 | 2008-02-19 | Micron Technology, Inc. | Phase change memory cell and method of formation |
US7579615B2 (en) * | 2005-08-09 | 2009-08-25 | Micron Technology, Inc. | Access transistor for memory device |
US20070037316A1 (en) * | 2005-08-09 | 2007-02-15 | Micron Technology, Inc. | Memory cell contact using spacers |
US7304368B2 (en) * | 2005-08-11 | 2007-12-04 | Micron Technology, Inc. | Chalcogenide-based electrokinetic memory element and method of forming the same |
US7251154B2 (en) | 2005-08-15 | 2007-07-31 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US7521705B2 (en) * | 2005-08-15 | 2009-04-21 | Micron Technology, Inc. | Reproducible resistance variable insulating memory devices having a shaped bottom electrode |
US7277313B2 (en) * | 2005-08-31 | 2007-10-02 | Micron Technology, Inc. | Resistance variable memory element with threshold device and method of forming the same |
US7397060B2 (en) | 2005-11-14 | 2008-07-08 | Macronix International Co., Ltd. | Pipe shaped phase change memory |
US20070111429A1 (en) * | 2005-11-14 | 2007-05-17 | Macronix International Co., Ltd. | Method of manufacturing a pipe shaped phase change memory |
US7786460B2 (en) * | 2005-11-15 | 2010-08-31 | Macronix International Co., Ltd. | Phase change memory device and manufacturing method |
US7450411B2 (en) | 2005-11-15 | 2008-11-11 | Macronix International Co., Ltd. | Phase change memory device and manufacturing method |
US7635855B2 (en) * | 2005-11-15 | 2009-12-22 | Macronix International Co., Ltd. | I-shaped phase change memory cell |
US7394088B2 (en) * | 2005-11-15 | 2008-07-01 | Macronix International Co., Ltd. | Thermally contained/insulated phase change memory device and method (combined) |
US7414258B2 (en) | 2005-11-16 | 2008-08-19 | Macronix International Co., Ltd. | Spacer electrode small pin phase change memory RAM and manufacturing method |
US7816661B2 (en) * | 2005-11-21 | 2010-10-19 | Macronix International Co., Ltd. | Air cell thermal isolation for a memory array formed of a programmable resistive material |
US7449710B2 (en) * | 2005-11-21 | 2008-11-11 | Macronix International Co., Ltd. | Vacuum jacket for phase change memory element |
US7829876B2 (en) * | 2005-11-21 | 2010-11-09 | Macronix International Co., Ltd. | Vacuum cell thermal isolation for a phase change memory device |
US7479649B2 (en) * | 2005-11-21 | 2009-01-20 | Macronix International Co., Ltd. | Vacuum jacketed electrode for phase change memory element |
US7507986B2 (en) | 2005-11-21 | 2009-03-24 | Macronix International Co., Ltd. | Thermal isolation for an active-sidewall phase change memory cell |
US7599217B2 (en) | 2005-11-22 | 2009-10-06 | Macronix International Co., Ltd. | Memory cell device and manufacturing method |
US7688619B2 (en) | 2005-11-28 | 2010-03-30 | Macronix International Co., Ltd. | Phase change memory cell and manufacturing method |
US7459717B2 (en) * | 2005-11-28 | 2008-12-02 | Macronix International Co., Ltd. | Phase change memory cell and manufacturing method |
US7521364B2 (en) | 2005-12-02 | 2009-04-21 | Macronix Internation Co., Ltd. | Surface topology improvement method for plug surface areas |
US7605079B2 (en) * | 2005-12-05 | 2009-10-20 | Macronix International Co., Ltd. | Manufacturing method for phase change RAM with electrode layer process |
US7960774B2 (en) * | 2005-12-05 | 2011-06-14 | Electronics And Telecommunications Research Institute | Memory devices including dielectric thin film and method of manufacturing the same |
US7642539B2 (en) * | 2005-12-13 | 2010-01-05 | Macronix International Co., Ltd. | Thin film fuse phase change cell with thermal isolation pad and manufacturing method |
US7606056B2 (en) * | 2005-12-22 | 2009-10-20 | Stmicroelectronics S.R.L. | Process for manufacturing a phase change memory array in Cu-damascene technology and phase change memory array thereby manufactured |
US7531825B2 (en) * | 2005-12-27 | 2009-05-12 | Macronix International Co., Ltd. | Method for forming self-aligned thermal isolation cell for a variable resistance memory array |
US8062833B2 (en) * | 2005-12-30 | 2011-11-22 | Macronix International Co., Ltd. | Chalcogenide layer etching method |
US7560337B2 (en) | 2006-01-09 | 2009-07-14 | Macronix International Co., Ltd. | Programmable resistive RAM and manufacturing method |
US7595218B2 (en) * | 2006-01-09 | 2009-09-29 | Macronix International Co., Ltd. | Programmable resistive RAM and manufacturing method |
US20070158632A1 (en) * | 2006-01-09 | 2007-07-12 | Macronix International Co., Ltd. | Method for Fabricating a Pillar-Shaped Phase Change Memory Element |
US7741636B2 (en) * | 2006-01-09 | 2010-06-22 | Macronix International Co., Ltd. | Programmable resistive RAM and manufacturing method |
US7825396B2 (en) * | 2006-01-11 | 2010-11-02 | Macronix International Co., Ltd. | Self-align planerized bottom electrode phase change memory and manufacturing method |
US7432206B2 (en) * | 2006-01-24 | 2008-10-07 | Macronix International Co., Ltd. | Self-aligned manufacturing method, and manufacturing method for thin film fuse phase change ram |
US7456421B2 (en) * | 2006-01-30 | 2008-11-25 | Macronix International Co., Ltd. | Vertical side wall active pin structures in a phase change memory and manufacturing methods |
US7956358B2 (en) * | 2006-02-07 | 2011-06-07 | Macronix International Co., Ltd. | I-shaped phase change memory cell with thermal isolation |
US7910907B2 (en) * | 2006-03-15 | 2011-03-22 | Macronix International Co., Ltd. | Manufacturing method for pipe-shaped electrode phase change memory |
US7554144B2 (en) | 2006-04-17 | 2009-06-30 | Macronix International Co., Ltd. | Memory device and manufacturing method |
US7928421B2 (en) | 2006-04-21 | 2011-04-19 | Macronix International Co., Ltd. | Phase change memory cell with vacuum spacer |
US8129706B2 (en) * | 2006-05-05 | 2012-03-06 | Macronix International Co., Ltd. | Structures and methods of a bistable resistive random access memory |
US7608848B2 (en) * | 2006-05-09 | 2009-10-27 | Macronix International Co., Ltd. | Bridge resistance random access memory device with a singular contact structure |
US7423300B2 (en) | 2006-05-24 | 2008-09-09 | Macronix International Co., Ltd. | Single-mask phase change memory element |
US7820997B2 (en) * | 2006-05-30 | 2010-10-26 | Macronix International Co., Ltd. | Resistor random access memory cell with reduced active area and reduced contact areas |
US7732800B2 (en) * | 2006-05-30 | 2010-06-08 | Macronix International Co., Ltd. | Resistor random access memory cell with L-shaped electrode |
US7696506B2 (en) | 2006-06-27 | 2010-04-13 | Macronix International Co., Ltd. | Memory cell with memory material insulation and manufacturing method |
KR100738115B1 (en) * | 2006-07-04 | 2007-07-12 | 삼성전자주식회사 | Pram comprising doped phase change layer and method of operating the same |
US7785920B2 (en) * | 2006-07-12 | 2010-08-31 | Macronix International Co., Ltd. | Method for making a pillar-type phase change memory element |
US7442603B2 (en) * | 2006-08-16 | 2008-10-28 | Macronix International Co., Ltd. | Self-aligned structure and method for confining a melting point in a resistor random access memory |
US7560723B2 (en) | 2006-08-29 | 2009-07-14 | Micron Technology, Inc. | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
US7772581B2 (en) * | 2006-09-11 | 2010-08-10 | Macronix International Co., Ltd. | Memory device having wide area phase change element and small electrode contact area |
US7504653B2 (en) * | 2006-10-04 | 2009-03-17 | Macronix International Co., Ltd. | Memory cell device with circumferentially-extending memory element |
US7510929B2 (en) * | 2006-10-18 | 2009-03-31 | Macronix International Co., Ltd. | Method for making memory cell device |
US7388771B2 (en) | 2006-10-24 | 2008-06-17 | Macronix International Co., Ltd. | Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states |
US7863655B2 (en) * | 2006-10-24 | 2011-01-04 | Macronix International Co., Ltd. | Phase change memory cells with dual access devices |
US20080094885A1 (en) * | 2006-10-24 | 2008-04-24 | Macronix International Co., Ltd. | Bistable Resistance Random Access Memory Structures with Multiple Memory Layers and Multilevel Memory States |
US7527985B2 (en) | 2006-10-24 | 2009-05-05 | Macronix International Co., Ltd. | Method for manufacturing a resistor random access memory with reduced active area and reduced contact areas |
US8067762B2 (en) | 2006-11-16 | 2011-11-29 | Macronix International Co., Ltd. | Resistance random access memory structure for enhanced retention |
KR101416876B1 (en) * | 2006-11-17 | 2014-07-08 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and method for manufacturing the same |
KR100913395B1 (en) * | 2006-12-04 | 2009-08-21 | 한국전자통신연구원 | Memory devices and method for fabricating the same |
US7473576B2 (en) * | 2006-12-06 | 2009-01-06 | Macronix International Co., Ltd. | Method for making a self-converged void and bottom electrode for memory cell |
US7476587B2 (en) * | 2006-12-06 | 2009-01-13 | Macronix International Co., Ltd. | Method for making a self-converged memory material element for memory cell |
US20080137400A1 (en) * | 2006-12-06 | 2008-06-12 | Macronix International Co., Ltd. | Phase Change Memory Cell with Thermal Barrier and Method for Fabricating the Same |
US7682868B2 (en) | 2006-12-06 | 2010-03-23 | Macronix International Co., Ltd. | Method for making a keyhole opening during the manufacture of a memory cell |
US7697316B2 (en) * | 2006-12-07 | 2010-04-13 | Macronix International Co., Ltd. | Multi-level cell resistance random access memory with metal oxides |
US7903447B2 (en) * | 2006-12-13 | 2011-03-08 | Macronix International Co., Ltd. | Method, apparatus and computer program product for read before programming process on programmable resistive memory cell |
US8344347B2 (en) * | 2006-12-15 | 2013-01-01 | Macronix International Co., Ltd. | Multi-layer electrode structure |
US7718989B2 (en) * | 2006-12-28 | 2010-05-18 | Macronix International Co., Ltd. | Resistor random access memory cell device |
US7515461B2 (en) * | 2007-01-05 | 2009-04-07 | Macronix International Co., Ltd. | Current compliant sensing architecture for multilevel phase change memory |
US7440315B2 (en) | 2007-01-09 | 2008-10-21 | Macronix International Co., Ltd. | Method, apparatus and computer program product for stepped reset programming process on programmable resistive memory cell |
US7433226B2 (en) * | 2007-01-09 | 2008-10-07 | Macronix International Co., Ltd. | Method, apparatus and computer program product for read before programming process on multiple programmable resistive memory cell |
US7663135B2 (en) | 2007-01-31 | 2010-02-16 | Macronix International Co., Ltd. | Memory cell having a side electrode contact |
US7535756B2 (en) | 2007-01-31 | 2009-05-19 | Macronix International Co., Ltd. | Method to tighten set distribution for PCRAM |
US7619311B2 (en) * | 2007-02-02 | 2009-11-17 | Macronix International Co., Ltd. | Memory cell device with coplanar electrode surface and method |
US7701759B2 (en) * | 2007-02-05 | 2010-04-20 | Macronix International Co., Ltd. | Memory cell device and programming methods |
US7483292B2 (en) * | 2007-02-07 | 2009-01-27 | Macronix International Co., Ltd. | Memory cell with separate read and program paths |
US7463512B2 (en) * | 2007-02-08 | 2008-12-09 | Macronix International Co., Ltd. | Memory element with reduced-current phase change element |
US8138028B2 (en) * | 2007-02-12 | 2012-03-20 | Macronix International Co., Ltd | Method for manufacturing a phase change memory device with pillar bottom electrode |
US7884343B2 (en) * | 2007-02-14 | 2011-02-08 | Macronix International Co., Ltd. | Phase change memory cell with filled sidewall memory element and method for fabricating the same |
US7619237B2 (en) * | 2007-02-21 | 2009-11-17 | Macronix International Co., Ltd. | Programmable resistive memory cell with self-forming gap |
US8008643B2 (en) * | 2007-02-21 | 2011-08-30 | Macronix International Co., Ltd. | Phase change memory cell with heater and method for fabricating the same |
US7956344B2 (en) * | 2007-02-27 | 2011-06-07 | Macronix International Co., Ltd. | Memory cell with memory element contacting ring-shaped upper end of bottom electrode |
US7786461B2 (en) * | 2007-04-03 | 2010-08-31 | Macronix International Co., Ltd. | Memory structure with reduced-size memory element between memory material portions |
US8610098B2 (en) * | 2007-04-06 | 2013-12-17 | Macronix International Co., Ltd. | Phase change memory bridge cell with diode isolation device |
US7569844B2 (en) | 2007-04-17 | 2009-08-04 | Macronix International Co., Ltd. | Memory cell sidewall contacting side electrode |
US7755076B2 (en) * | 2007-04-17 | 2010-07-13 | Macronix International Co., Ltd. | 4F2 self align side wall active phase change memory |
US7483316B2 (en) * | 2007-04-24 | 2009-01-27 | Macronix International Co., Ltd. | Method and apparatus for refreshing programmable resistive memory |
US7718546B2 (en) * | 2007-06-27 | 2010-05-18 | Sandisk 3D Llc | Method for fabricating a 3-D integrated circuit using a hard mask of silicon-oxynitride on amorphous carbon |
US8513637B2 (en) * | 2007-07-13 | 2013-08-20 | Macronix International Co., Ltd. | 4F2 self align fin bottom electrodes FET drive phase change memory |
TWI402980B (en) * | 2007-07-20 | 2013-07-21 | Macronix Int Co Ltd | Resistive memory structure with buffer layer |
US20090029031A1 (en) * | 2007-07-23 | 2009-01-29 | Tyler Lowrey | Methods for forming electrodes in phase change memory devices |
US8980756B2 (en) | 2007-07-30 | 2015-03-17 | Micron Technology, Inc. | Methods for device fabrication using pitch reduction |
US7884342B2 (en) * | 2007-07-31 | 2011-02-08 | Macronix International Co., Ltd. | Phase change memory bridge cell |
US7729161B2 (en) * | 2007-08-02 | 2010-06-01 | Macronix International Co., Ltd. | Phase change memory with dual word lines and source lines and method of operating same |
US9018615B2 (en) * | 2007-08-03 | 2015-04-28 | Macronix International Co., Ltd. | Resistor random access memory structure having a defined small area of electrical contact |
US8178386B2 (en) | 2007-09-14 | 2012-05-15 | Macronix International Co., Ltd. | Phase change memory cell array with self-converged bottom electrode and method for manufacturing |
US7642125B2 (en) * | 2007-09-14 | 2010-01-05 | Macronix International Co., Ltd. | Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing |
US7551473B2 (en) * | 2007-10-12 | 2009-06-23 | Macronix International Co., Ltd. | Programmable resistive memory with diode structure |
US7919766B2 (en) * | 2007-10-22 | 2011-04-05 | Macronix International Co., Ltd. | Method for making self aligning pillar memory cell device |
US7804083B2 (en) * | 2007-11-14 | 2010-09-28 | Macronix International Co., Ltd. | Phase change memory cell including a thermal protect bottom electrode and manufacturing methods |
US7646631B2 (en) * | 2007-12-07 | 2010-01-12 | Macronix International Co., Ltd. | Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods |
US7639527B2 (en) | 2008-01-07 | 2009-12-29 | Macronix International Co., Ltd. | Phase change memory dynamic resistance test and manufacturing methods |
US7879643B2 (en) * | 2008-01-18 | 2011-02-01 | Macronix International Co., Ltd. | Memory cell with memory element contacting an inverted T-shaped bottom electrode |
US7879645B2 (en) * | 2008-01-28 | 2011-02-01 | Macronix International Co., Ltd. | Fill-in etching free pore device |
US8158965B2 (en) | 2008-02-05 | 2012-04-17 | Macronix International Co., Ltd. | Heating center PCRAM structure and methods for making |
US8084842B2 (en) * | 2008-03-25 | 2011-12-27 | Macronix International Co., Ltd. | Thermally stabilized electrode structure |
US8030634B2 (en) | 2008-03-31 | 2011-10-04 | Macronix International Co., Ltd. | Memory array with diode driver and method for fabricating the same |
US7825398B2 (en) | 2008-04-07 | 2010-11-02 | Macronix International Co., Ltd. | Memory cell having improved mechanical stability |
US7791057B2 (en) * | 2008-04-22 | 2010-09-07 | Macronix International Co., Ltd. | Memory cell having a buried phase change region and method for fabricating the same |
US8077505B2 (en) * | 2008-05-07 | 2011-12-13 | Macronix International Co., Ltd. | Bipolar switching of phase change device |
US7701750B2 (en) | 2008-05-08 | 2010-04-20 | Macronix International Co., Ltd. | Phase change device having two or more substantial amorphous regions in high resistance state |
US8415651B2 (en) * | 2008-06-12 | 2013-04-09 | Macronix International Co., Ltd. | Phase change memory cell having top and bottom sidewall contacts |
US8134857B2 (en) * | 2008-06-27 | 2012-03-13 | Macronix International Co., Ltd. | Methods for high speed reading operation of phase change memory and device employing same |
US20100019215A1 (en) * | 2008-07-22 | 2010-01-28 | Macronix International Co., Ltd. | Mushroom type memory cell having self-aligned bottom electrode and diode access device |
US7932506B2 (en) | 2008-07-22 | 2011-04-26 | Macronix International Co., Ltd. | Fully self-aligned pore-type memory cell having diode access device |
US8467236B2 (en) * | 2008-08-01 | 2013-06-18 | Boise State University | Continuously variable resistor |
US7903457B2 (en) * | 2008-08-19 | 2011-03-08 | Macronix International Co., Ltd. | Multiple phase change materials in an integrated circuit for system on a chip application |
US7719913B2 (en) * | 2008-09-12 | 2010-05-18 | Macronix International Co., Ltd. | Sensing circuit for PCRAM applications |
US8324605B2 (en) * | 2008-10-02 | 2012-12-04 | Macronix International Co., Ltd. | Dielectric mesh isolated phase change structure for phase change memory |
US7897954B2 (en) | 2008-10-10 | 2011-03-01 | Macronix International Co., Ltd. | Dielectric-sandwiched pillar memory device |
US8036014B2 (en) * | 2008-11-06 | 2011-10-11 | Macronix International Co., Ltd. | Phase change memory program method without over-reset |
US8664689B2 (en) | 2008-11-07 | 2014-03-04 | Macronix International Co., Ltd. | Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions |
US8907316B2 (en) * | 2008-11-07 | 2014-12-09 | Macronix International Co., Ltd. | Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions |
US7869270B2 (en) | 2008-12-29 | 2011-01-11 | Macronix International Co., Ltd. | Set algorithm for phase change memory cell |
US8089137B2 (en) * | 2009-01-07 | 2012-01-03 | Macronix International Co., Ltd. | Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method |
US8107283B2 (en) * | 2009-01-12 | 2012-01-31 | Macronix International Co., Ltd. | Method for setting PCRAM devices |
US8030635B2 (en) * | 2009-01-13 | 2011-10-04 | Macronix International Co., Ltd. | Polysilicon plug bipolar transistor for phase change memory |
US8064247B2 (en) * | 2009-01-14 | 2011-11-22 | Macronix International Co., Ltd. | Rewritable memory device based on segregation/re-absorption |
US8933536B2 (en) | 2009-01-22 | 2015-01-13 | Macronix International Co., Ltd. | Polysilicon pillar bipolar transistor with self-aligned memory element |
US8084760B2 (en) | 2009-04-20 | 2011-12-27 | Macronix International Co., Ltd. | Ring-shaped electrode and manufacturing method for same |
US8173987B2 (en) * | 2009-04-27 | 2012-05-08 | Macronix International Co., Ltd. | Integrated circuit 3D phase change memory array and manufacturing method |
US8097871B2 (en) * | 2009-04-30 | 2012-01-17 | Macronix International Co., Ltd. | Low operational current phase change memory structures |
US7933139B2 (en) * | 2009-05-15 | 2011-04-26 | Macronix International Co., Ltd. | One-transistor, one-resistor, one-capacitor phase change memory |
US7968876B2 (en) * | 2009-05-22 | 2011-06-28 | Macronix International Co., Ltd. | Phase change memory cell having vertical channel access transistor |
US8350316B2 (en) | 2009-05-22 | 2013-01-08 | Macronix International Co., Ltd. | Phase change memory cells having vertical channel access transistor and memory plane |
US8809829B2 (en) * | 2009-06-15 | 2014-08-19 | Macronix International Co., Ltd. | Phase change memory having stabilized microstructure and manufacturing method |
US8406033B2 (en) * | 2009-06-22 | 2013-03-26 | Macronix International Co., Ltd. | Memory device and method for sensing and fixing margin cells |
US8363463B2 (en) * | 2009-06-25 | 2013-01-29 | Macronix International Co., Ltd. | Phase change memory having one or more non-constant doping profiles |
US8238149B2 (en) * | 2009-06-25 | 2012-08-07 | Macronix International Co., Ltd. | Methods and apparatus for reducing defect bits in phase change memory |
US7894254B2 (en) * | 2009-07-15 | 2011-02-22 | Macronix International Co., Ltd. | Refresh circuitry for phase change memory |
US8110822B2 (en) * | 2009-07-15 | 2012-02-07 | Macronix International Co., Ltd. | Thermal protect PCRAM structure and methods for making |
US8198619B2 (en) * | 2009-07-15 | 2012-06-12 | Macronix International Co., Ltd. | Phase change memory cell structure |
US20110049456A1 (en) * | 2009-09-03 | 2011-03-03 | Macronix International Co., Ltd. | Phase change structure with composite doping for phase change memory |
US8064248B2 (en) * | 2009-09-17 | 2011-11-22 | Macronix International Co., Ltd. | 2T2R-1T1R mix mode phase change memory array |
US8178387B2 (en) * | 2009-10-23 | 2012-05-15 | Macronix International Co., Ltd. | Methods for reducing recrystallization time for a phase change material |
US8542518B2 (en) * | 2010-03-31 | 2013-09-24 | Hewlett-Packard Development Company, L.P. | Photo-responsive memory resistor and method of operation |
US8283198B2 (en) | 2010-05-10 | 2012-10-09 | Micron Technology, Inc. | Resistive memory and methods of processing resistive memory |
US8729521B2 (en) | 2010-05-12 | 2014-05-20 | Macronix International Co., Ltd. | Self aligned fin-type programmable memory cell |
US8310864B2 (en) | 2010-06-15 | 2012-11-13 | Macronix International Co., Ltd. | Self-aligned bit line under word line memory array |
US8395935B2 (en) | 2010-10-06 | 2013-03-12 | Macronix International Co., Ltd. | Cross-point self-aligned reduced cell size phase change memory |
US8497705B2 (en) | 2010-11-09 | 2013-07-30 | Macronix International Co., Ltd. | Phase change device for interconnection of programmable logic device |
US8467238B2 (en) | 2010-11-15 | 2013-06-18 | Macronix International Co., Ltd. | Dynamic pulse operation for phase change memory |
US8987700B2 (en) | 2011-12-02 | 2015-03-24 | Macronix International Co., Ltd. | Thermally confined electrode for programmable resistance memory |
US8921960B2 (en) | 2012-07-27 | 2014-12-30 | Hewlett-Packard Development Company, L.P. | Memristor cell structures for high density arrays |
US20150171321A1 (en) * | 2013-12-13 | 2015-06-18 | Micron Technology, Inc. | Methods of forming metal on inhomogeneous surfaces and structures incorporating metal on inhomogeneous surfaces |
TWI549229B (en) | 2014-01-24 | 2016-09-11 | 旺宏電子股份有限公司 | Multiple phase change materials in a memory device for system on a chip application |
US9559113B2 (en) | 2014-05-01 | 2017-01-31 | Macronix International Co., Ltd. | SSL/GSL gate oxide in 3D vertical channel NAND |
US9159412B1 (en) | 2014-07-15 | 2015-10-13 | Macronix International Co., Ltd. | Staggered write and verify for phase change memory |
US9672906B2 (en) | 2015-06-19 | 2017-06-06 | Macronix International Co., Ltd. | Phase change memory with inter-granular switching |
US9704923B1 (en) * | 2015-12-23 | 2017-07-11 | Intel Corporation | Dual-layer dielectric in memory device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1319388A (en) * | 1970-10-09 | 1973-06-06 | Messerschmitt Boelkow Blohm | Electronic alement |
US3796926A (en) * | 1971-03-29 | 1974-03-12 | Ibm | Bistable resistance device which does not require forming |
EP0117045A2 (en) * | 1983-01-18 | 1984-08-29 | OIS Optical Imaging Systems, Inc. | Liquid crystal flat panel display |
JPS60109266A (en) * | 1983-11-18 | 1985-06-14 | Hitachi Ltd | Memory device |
US4876668A (en) * | 1985-07-31 | 1989-10-24 | California Institute Of Technology | Thin film memory matrix using amorphous and high resistive layers |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3423646A (en) * | 1965-02-01 | 1969-01-21 | Sperry Rand Corp | Computer logic device consisting of an array of tunneling diodes,isolators and short circuits |
US4099260A (en) * | 1976-09-20 | 1978-07-04 | Bell Telephone Laboratories, Incorporated | Bipolar read-only-memory unit having self-isolating bit-lines |
US4115872A (en) * | 1977-05-31 | 1978-09-19 | Burroughs Corporation | Amorphous semiconductor memory device for employment in an electrically alterable read-only memory |
DE2737073C3 (en) * | 1977-08-17 | 1981-09-17 | Siemens AG, 1000 Berlin und 8000 München | Method for producing an insulated gate field effect transistor for a single transistor memory cell |
DE2738008A1 (en) * | 1977-08-23 | 1979-03-01 | Siemens Ag | METHOD OF MANUFACTURING A SINGLE TRANSISTOR STORAGE CELL |
US4203123A (en) * | 1977-12-12 | 1980-05-13 | Burroughs Corporation | Thin film memory device employing amorphous semiconductor materials |
US4174521A (en) * | 1978-04-06 | 1979-11-13 | Harris Corporation | PROM electrically written by solid phase epitaxy |
US4502208A (en) * | 1979-01-02 | 1985-03-05 | Texas Instruments Incorporated | Method of making high density VMOS electrically-programmable ROM |
US4272562A (en) * | 1979-06-19 | 1981-06-09 | Harris Corporation | Method of fabricating amorphous memory devices of reduced first fire threshold voltage |
US4499557A (en) * | 1980-10-28 | 1985-02-12 | Energy Conversion Devices, Inc. | Programmable cell for use in programmable electronic arrays |
CA1177148A (en) * | 1981-10-06 | 1984-10-30 | Robert J. Mcintyre | Avalanche photodiode array |
US4569698A (en) * | 1982-02-25 | 1986-02-11 | Raytheon Company | Method of forming isolated device regions by selective successive etching of composite masking layers and semiconductor material prior to ion implantation |
US4677742A (en) * | 1983-01-18 | 1987-07-07 | Energy Conversion Devices, Inc. | Electronic matrix arrays and method for making the same |
US4795657A (en) * | 1984-04-13 | 1989-01-03 | Energy Conversion Devices, Inc. | Method of fabricating a programmable array |
US4666252A (en) * | 1984-06-29 | 1987-05-19 | Energy Conversion Devices, Inc. | High yield liquid crystal display and method of making same |
US4630355A (en) * | 1985-03-08 | 1986-12-23 | Energy Conversion Devices, Inc. | Electric circuits having repairable circuit lines and method of making the same |
US4642140A (en) * | 1985-04-30 | 1987-02-10 | The United States Of America As Represented By The United States Department Of Energy | Process for producing chalcogenide semiconductors |
US4892840A (en) * | 1986-03-27 | 1990-01-09 | Texas Instruments Incorporated | EPROM with increased floating gate/control gate coupling |
US4757359A (en) * | 1986-04-07 | 1988-07-12 | American Microsystems, Inc. | Thin oxide fuse |
US4823181A (en) * | 1986-05-09 | 1989-04-18 | Actel Corporation | Programmable low impedance anti-fuse element |
US4876220A (en) * | 1986-05-16 | 1989-10-24 | Actel Corporation | Method of making programmable low impedance interconnect diode element |
US4881114A (en) * | 1986-05-16 | 1989-11-14 | Actel Corporation | Selectively formable vertical diode circuit element |
US4809044A (en) * | 1986-08-22 | 1989-02-28 | Energy Conversion Devices, Inc. | Thin film overvoltage protection devices |
US4804490A (en) * | 1987-10-13 | 1989-02-14 | Energy Conversion Devices, Inc. | Method of fabricating stabilized threshold switching material |
US5144404A (en) * | 1990-08-22 | 1992-09-01 | National Semiconductor Corporation | Polysilicon Schottky clamped transistor and vertical fuse devices |
US5534711A (en) * | 1991-01-18 | 1996-07-09 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5296716A (en) * | 1991-01-18 | 1994-03-22 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5341328A (en) * | 1991-01-18 | 1994-08-23 | Energy Conversion Devices, Inc. | Electrically erasable memory elements having reduced switching current requirements and increased write/erase cycle life |
US5534712A (en) * | 1991-01-18 | 1996-07-09 | Energy Conversion Devices, Inc. | Electrically erasable memory elements characterized by reduced current and improved thermal stability |
US5166758A (en) * | 1991-01-18 | 1992-11-24 | Energy Conversion Devices, Inc. | Electrically erasable phase change memory |
US5335219A (en) * | 1991-01-18 | 1994-08-02 | Ovshinsky Stanford R | Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements |
US5312684A (en) * | 1991-05-02 | 1994-05-17 | Dow Corning Corporation | Threshold switching device |
US5177567A (en) * | 1991-07-19 | 1993-01-05 | Energy Conversion Devices, Inc. | Thin-film structure for chalcogenide electrical switching devices and process therefor |
US5359205A (en) * | 1991-11-07 | 1994-10-25 | Energy Conversion Devices, Inc. | Electrically erasable memory elements characterized by reduced current and improved thermal stability |
US5166096A (en) * | 1991-10-29 | 1992-11-24 | International Business Machines Corporation | Process for fabricating self-aligned contact studs for semiconductor structures |
US5363329A (en) * | 1993-11-10 | 1994-11-08 | Eugeniy Troyan | Semiconductor memory device for use in an electrically alterable read-only memory |
US5510629A (en) * | 1994-05-27 | 1996-04-23 | Crosspoint Solutions, Inc. | Multilayer antifuse with intermediate spacer layer |
-
1995
- 1995-06-07 US US08/486,639 patent/US5869843A/en not_active Expired - Lifetime
-
1996
- 1996-06-05 WO PCT/US1996/009056 patent/WO1996041380A1/en active IP Right Grant
- 1996-06-05 JP JP50146797A patent/JP3245174B2/en not_active Expired - Fee Related
- 1996-06-05 KR KR1019970708880A patent/KR100293866B1/en not_active IP Right Cessation
- 1996-06-05 AU AU59872/96A patent/AU5987296A/en not_active Abandoned
-
1999
- 1999-02-05 US US09/245,955 patent/US6077729A/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1319388A (en) * | 1970-10-09 | 1973-06-06 | Messerschmitt Boelkow Blohm | Electronic alement |
US3796926A (en) * | 1971-03-29 | 1974-03-12 | Ibm | Bistable resistance device which does not require forming |
EP0117045A2 (en) * | 1983-01-18 | 1984-08-29 | OIS Optical Imaging Systems, Inc. | Liquid crystal flat panel display |
JPS60109266A (en) * | 1983-11-18 | 1985-06-14 | Hitachi Ltd | Memory device |
US4876668A (en) * | 1985-07-31 | 1989-10-24 | California Institute Of Technology | Thin film memory matrix using amorphous and high resistive layers |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 009, no. 263 (E - 351) 19 October 1985 (1985-10-19) * |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6781145B2 (en) | 1996-10-02 | 2004-08-24 | Micron Technology, Inc. | Controlable ovonic phase-change semiconductor memory device |
EP1065736A3 (en) * | 1996-10-02 | 2001-01-10 | Micron Technology, Inc. | A method for fabricating a small area of contact between electrodes |
WO1998036446A2 (en) * | 1996-10-02 | 1998-08-20 | Micron Technology, Inc. | A method for fabricating a small area of contact between electrodes |
US7935950B2 (en) | 1996-10-02 | 2011-05-03 | Round Rock Research, Llc | Controllable ovonic phase-change semiconductor memory device and methods of programming the same |
US6825107B2 (en) | 1996-10-02 | 2004-11-30 | Micron Technology, Inc. | Method for fabricating a memory chip |
US6287887B1 (en) | 1996-10-02 | 2001-09-11 | Micron Technology, Inc. | Method for fabricating a small area of contact between electrodes |
US6462353B1 (en) | 1996-10-02 | 2002-10-08 | Micron Technology Inc. | Method for fabricating a small area of contact between electrodes |
US7253430B2 (en) | 1996-10-02 | 2007-08-07 | Micron Technology, Inc. | Controllable ovonic phase-change semiconductor memory device |
US6897467B2 (en) | 1996-10-02 | 2005-05-24 | Micron Technology, Inc. | Controllable ovanic phase-change semiconductor memory device |
EP1065736A2 (en) * | 1996-10-02 | 2001-01-03 | Micron Technology, Inc. | A method for fabricating a small area of contact between electrodes |
US6147395A (en) * | 1996-10-02 | 2000-11-14 | Micron Technology, Inc. | Method for fabricating a small area of contact between electrodes |
WO1998036446A3 (en) * | 1996-10-02 | 1998-10-22 | Micron Technology Inc | A method for fabricating a small area of contact between electrodes |
JP2006253711A (en) * | 1997-12-04 | 2006-09-21 | Axon Technologies Corp | Programmable sub-surface aggregating metallization structure and method of making same |
US6757190B2 (en) | 2000-09-29 | 2004-06-29 | Ovonyx, Inc. | Single level metal memory cell using chalcogenide cladding |
US6567293B1 (en) | 2000-09-29 | 2003-05-20 | Ovonyx, Inc. | Single level metal memory cell using chalcogenide cladding |
US6836423B2 (en) | 2000-09-29 | 2004-12-28 | Ovonyx, Inc. | Single level metal memory cell using chalcogenide cladding |
WO2003073512A1 (en) * | 2002-02-22 | 2003-09-04 | Ovonyx, Inc. | Single level metal memory cell using chalcogenide cladding |
US8873274B2 (en) | 2005-03-28 | 2014-10-28 | Samsung Electronics Co., Ltd. | Resistive memory cells and devices having asymmetrical contacts |
WO2008026081A2 (en) * | 2006-08-31 | 2008-03-06 | Interuniversitair Microelektronica Centrum (Imec) | Method for manufacturing a resistive switching device and devices obtained thereof |
WO2008026081A3 (en) * | 2006-08-31 | 2008-08-28 | Imec Inter Uni Micro Electr | Method for manufacturing a resistive switching device and devices obtained thereof |
RU2618959C2 (en) * | 2015-02-10 | 2017-05-11 | Евгений Фёдорович Троян | Electrically alterable storage device |
Also Published As
Publication number | Publication date |
---|---|
US6077729A (en) | 2000-06-20 |
US5869843A (en) | 1999-02-09 |
JPH11505071A (en) | 1999-05-11 |
JP3245174B2 (en) | 2002-01-07 |
KR19990022400A (en) | 1999-03-25 |
KR100293866B1 (en) | 2001-08-07 |
AU5987296A (en) | 1996-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6077729A (en) | Memory array having a multi-state element and method for forming such array or cellis thereof | |
US8017453B2 (en) | Method and apparatus for forming an integrated circuit electrode having a reduced contact area | |
US6534368B2 (en) | Integrated circuit memory cell having a small active area and method of forming same | |
US7087468B2 (en) | Method for forming conductors in semiconductor devices | |
CN1967897B (en) | A pipe shaped phase change memory forming method | |
US6933516B2 (en) | Forming tapered lower electrode phase-change memories | |
US6229157B1 (en) | Method of forming a polysilicon diode and devices incorporating such diode | |
US5920788A (en) | Chalcogenide memory cell with a plurality of chalcogenide electrodes | |
US5414655A (en) | Semiconductor memory device having a stack-type capacitor | |
CN101164169B (en) | Formation method of an array source line in nand flash memory | |
US6252244B1 (en) | Memory cell having a reduced active area and a memory array incorporating the same | |
CN112234141B (en) | Phase change memory and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1997 501467 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019970708880 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: CA |
|
WWP | Wipo information: published in national office |
Ref document number: 1019970708880 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019970708880 Country of ref document: KR |