WO1997024677A1 - A method and apparatus for interfacing a device compliant to first bus protocol to an external bus - Google Patents
A method and apparatus for interfacing a device compliant to first bus protocol to an external bus Download PDFInfo
- Publication number
- WO1997024677A1 WO1997024677A1 PCT/US1996/020815 US9620815W WO9724677A1 WO 1997024677 A1 WO1997024677 A1 WO 1997024677A1 US 9620815 W US9620815 W US 9620815W WO 9724677 A1 WO9724677 A1 WO 9724677A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bus
- configuration
- local processor
- coupled
- local
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/105—Program control for peripheral devices where the programme performs an input/output emulation function
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/404—Coupling between buses using bus bridges with address mapping
Definitions
- the subject invention generally relates to computer devices , and, in particular to multi- function intelligent bridge devices .
- Figure 1 illustrates a prior art computer system having a number of different devices.
- a first PCI compliant device e.g., a SCSI Controller made by a first company, COMPANYl
- COMPANYl a PCI to PCI bridge
- Another PCI compliant device e.g., a second SCSI Controller made by a second company, C0MPANY2
- C0MPANY2 a PCI compliant device
- a PCI to local processor bus bridge (e.g., a PLX 9036 or 9060 manufactured by PLX Technologies, Inc.), coupled to the primary bus, provides an interface between the primary PCI bus and a local processor bus.
- a SCSI Controller (made by a third company, COMPANY3) is coupled to the local processor bus and compliant with the local processor bus protocol. However, the SCSI Controller made by C0MPANY3 is not PCI compliant.
- each of the three SCSI Controllers in this example requires a separate driver (i.e., these devices are controlled by different instructions, defined by a specific command set for each controller) .
- COMPANYl ' s SCSI Controller is bundled with a COMPANYl driver
- C0MPANY2 ' s SCSI Controller is bundled with its own separate C0MPANY2 driver
- C0MPANY3 ' s SCSI Controller has its unique C0MPANY2 driver.
- a particular driver only controls the device associated with that drier.
- a particular device only understands the driver associated with that device.
- a driver from one hardware vendor is specific to devices made by that vendor.
- C0MPANY2 's SCSI Controller does not understand the instructions used by the driver for COMPANYl 's SCSI Controller and vice-versa.
- the prior art bridge e.g., PLX 9036
- the PLX 9036 includes configuration registers accessible to a host processor when the host processor initiates a configuration cycle to the PLX 9036.
- devices, coupled to the local processor bus are not true PCI devices.
- the SCSI Controller made by C0MPANY3 is not PCI compliant, nor is it even recognized in the PCI address space.
- this interface circuit is an application specific integrated circuit (ASIC) that implements the electrical requirements, the bus protocol requirements, and the configuration space, as set forth in the PCI Bus Protocol.
- ASIC Application Specific Integrated Circuit
- a method and apparatus for interfacing a non PCI-compliant device to a PCI bus via a multi-function intelligent bridge device is provided.
- the PCI bus protocol requires a defined set of configuration registers for all functions that reside on the bus.
- the present invention provides a method and apparatus to map PCI configuration address space for a multi-function PCI device directly into the address space of another, more conventional, bus on the back-side of the multi-function device.
- the present invention allows registers on the backside bus to be mapped into the PCI configuration space for any of the eight functions that may exist in a single multi-function PCI "device, " as defined by the PCI bus protocol.
- An address translator is coupled between the PCI bus and a local processor bus for translating PCI addresses into local processor addresses and vice versa.
- a device select detection circuitry coupled to the primary PCI bus, for detecting that a configuration cycle on the PCI bus is for that particular device is provided. Upon detecting that the current configuration cycle is for that device, this device select detection circuitry notifies a configuration controller. This configuration controller disables the address translator so that accesses by a bus master on the primary PCI bus are blocked. The configuration controller also signals an interrupt generator to generate an interrupt to a local processor, which is coupled to the local processor bus. The configuration controller also commands a retry generator to assert PCI retry cycles onto the PCI bus in the event that a host or any other PCI bus master on the PCI bus attempts an access to the local processor bus.
- a method and apparatus for providing virtual functions in a PCI multi-function device is provided.
- a local processor, coupled on the local processor bus, is enabled by emulation software, to emulate other existing PCI devices.
- the PCI multi-function device is an Intel 80960 RP chip (herein referred to as the "P2P") .
- P2P Whenever the P2P sees a configuration cycle with its IDSEL# asserted, the P2P maps the configuration cycle into memory addresses on the local processor bus.
- a memory controller coupled to the local bus, decodes the offset in configuration space and responds accordingly for a selected function (i.e., writes and reads the appropriate hardware map of the configuration space for a particular function) .
- the memory controller then interrupts the local processor, which in turn reads the configuration space and responds accordingly.
- a local memory coupled to the local processor bus, stores emulation software for translating a command set of one PCI device to a command set of an alternative and different PCI device. Moreover, this local memory contains additional software that insures certain protected portions of the configuration space for a particular function (i.e., the 256 byte hardware map for each function) are not overwritten by a host processor or other PCI master on the primary PCI bus.
- the local processor e.g., the Intel 80960 JF
- the local processor is allowed to write to any portion of the 2Kbyte window of configuration space since it is emulating a virtual PCI function. However, if a host processor has written to a protected portion of the configuration space, the local processor, executing this correction software, restores the proper values (i.e., previous values) to the configuration space.
- software code stored in the local memory provides the proper handshake signals to the primary PCI bus to complete an instruction or comman .
- the invention provides a method and apparatus for interfacing a non PCI-compliant device to a PCI bus and also provides a method and apparatus for providing virtual functions via the PCI multi-function device.
- Other features and advantages of the invention would be apparent from the detailed description below and the attached drawings.
- Figure 1 illustrates a prior art computer system.
- Figure 2 is a block diagram illustrating a computer system in which the present invention may be implemented.
- Figure 3 is a block diagram illustrating the components of a multi-function PCI compliant device.
- FIG. 4 illustrates one embodiment of the present invention.
- FIG. 5 illustrates the processing steps employed by the present invention.
- FIG. 6 illustrates an alternative embodiment of the present invention.
- Figure 7 illustrates the processing steps taken by circuitry in the memory controller to generator the chip select signal.
- Figure 8 illustrates the processing steps taken by circuitry in the memory controller to generate the output enable signal.
- Figure 9 illustrates the processing steps taken by circuitry in the memory controller to generate a write enable signal.
- Figure 10 illustrates the processing steps employed by the present invention for providing virtual functions via a multi-function intelligent bridge.
- each block within the flowcharts represents both a method step and an apparatus element for performing the method step.
- the corresponding apparatus element may be configured in hardware, software, firmware or combinations thereof.
- FIG. 2 illustrates a block diagram of a computer system in which the teachings of the present invention may be implemented.
- a host processor 3 is coupled to a chip set 5 that includes a memory controller, a cache controller, and a host bus to PCI bus bridge.
- a main memory (e.g., DRAMs) 4 is provided for storing programs that are executed by the host processor 3.
- the main memory 4 is coupled to the chip set 5, and accesses to main memory 4 are controlled by the memory controller in the chip set 5.
- the chip set 5 is coupled to a primary PCI bus 7.
- This primary PCI bus 7 can accommodate a number of PCI compliant devices, such as device 8.
- An intelligent bridge 9 e.g., Intel 80960 RP chip, herein referred to as a "P2P"
- P2P provides a number of functions to the computer system (i.e., the P2P is a multi-function PCI device) .
- the P2P 9 translates PCI bus cycles on the primary PCI bus 7 into corresponding PCI cycles on the secondary PCI bus 11 and vice-versa.
- the P2P 9 translates PCI bus cycles into local processor bus 13 cycles and vice-versa via an address translator, which will be described in further detail hereinafter.
- the P2P 9 also includes a processor dedicated to handling input and output (I/O) operations.
- the P2P chip also includes a local bus 13 (e.g., the Intel 80960 processor bus) .
- a non PCI compliant device 15 may be coupled to the local processor bus 13.
- the secondary PCI bus 11 also includes a plurality of PCI compliant devices, such as device 12.
- FIG. 3 illustrates in block diagram fashion the key components of the P2P 9, as they relate to the present invention.
- a PCI to PCI bridge 21 couples the primary PCI bus 7 to the secondary PCI bus 11. Moreover, the PCI to PCI bridge 21 translates PCI bus cycles on the primary PCI bus 7 into bus cycles on the secondary PCI bus 11 and vice versa.
- the PCI to PCI bridge 21 is allotted 256 contiguous bytes (corresponding to function 0) within the 2Kbyte window.
- An Address Translation Unit (ATU) 23 which is typically function 1 when the P2P processor 9 is configured, couples the primary PCI bus 7 to the local processor bus 13.
- a Memory Controller 25 couples a local memory 27 to the local processor bus 13 and controls memory accesses to and from local memory 27.
- a local processor 29 (e.g., Intel 80960 JF) is also coupled to the local processor bus 13. This local processor 29 executes programs stored in the local memory 27 and typically has a specific operating system that is tailored for handling an input/output (I/O) command set (i.e., I/O instructions) .
- I/O input/output
- a non-compliant PCI device 15 may be coupled to local processor bus 13. Although this device 15 must be compliant with the protocol of the local processor bus 13 (e.g., compliant with the Intel 80960 Processor Bus Protocol) , the present invention enables this non PCI compliant device 15 to function and appear as a PCI compliant device to the host processor 3 and any other PCI bus master on the primary 7 or secondary PCI bus 11.
- Figure 4 illustrates one embodiment of the present invention, where the key aspects of the present invention are implemented in the ATU 23.
- the ATU 23 includes an Address Translator 35 that translates PCI bus cycles from the primary PCI bus 7 to the local processor bus 13 and vice versa. Often, this translation process is simply replacing the upper bits of the address of a bus cycle on the primary PCI bus.
- the Device Select Detector 37 Upon detecting that the PCI configuration cycle is for the P2P 9, the Device Select Detector 37 notifies a Configuration Controller 39 that the P2P 9 is selected. The Device Select Detector 37 also writes a predetermined bit pattern to a Mode Register 41. This bit pattern indicates to the local processor 29 that the host processor 3 has initiated this present PCI configuration cycle. The Device Select Detector 37 also disables the Address Translator 35 so that addresses from the primary PCI bus 7 are not translated into addresses in the local processor bus 13 until the Address Translator 35 is enabled again.
- the Configuration Controller 39 controls an Interrupt Generator 43.
- the Interrupt Generator 43 coupled to the local processor bus 13, generates an interrupt to the local processor 29.
- Configuration controller 39 also controls the Retry Generator 45.
- the Retry Generator 45 asserts a retry cycle on the primary PCI bus 7 so that a local processor has sufficient time to check the status of the configuration registers of the P2P 9 and verify that only the authorized bits were changed.
- the local processor executes correction software that is resident in local memory 27.
- the PCI Bus Protocol defines the organization of configuration space registers for every PCI compliant device and imposes a specific record structure or template (i.e., hardware map) on the 256-byte space for each device function.
- This configuration space is divided into a predefined header region and a device dependent region.
- the device dependent region includes device specific information.
- the PCI compliant device implements those registers that are necessary and relevant to that application.
- the predefined header region includes fields that uniquely identify the device and allow the device to be generically controlled.
- the predefined header portion of the configuration space is divided into two portions. The first 16 bytes are defined the same for all types of devices . The remaining bytes can have different layouts depending on the base function that the device supports.
- a Header Type field (located at offset OEh) defines which particular layout is provided.
- All PCI compliant devices treat configuration space write operations to reserved registers as No-Ops. In other words, the access is completed normally on the bus, and the data is discarded. Read accesses to reserved or unimplemented registers are completed normally, and a data value of 0 is returned.
- Table 1 illustrates the layout of a type OOh predefined header portion of the 256-byte configuration space.
- Devices place any necessary device specific registers after this predetermined header in configuration space. All PCI compliant devices support the Vendor ID, Device ID, Command, Status, Revision ID, Class Code and Header Type fields in the header.
- the implementation of other registers in a Type OOh predefined header is optional (i.e., they can be treated as reserved registers) depending on device functionality. If a device supports a function that a register is concerned with, the device implements it in the defined location and with the defined functionality.
- the Retry Generator 45 is provided by the present invention to block any new primary PCI bus accesses to the P2P 9 until the status of the configuration registers is verified.
- FIG. 5 illustrates the processing steps employed by this embodiment of the present invention.
- a copy of the configuration space i.e., all the configuration registers
- This copy is made to insure that the configuration space may be restored if an unauthorized write has occurred to the configuration space.
- the processing steps, illustrated in Figure 5, begin when a host or other bus master asserts a configuration cycle on the primary PCI bus 7. Second, a Device Select Detector 37 detects the PCI configuration cycle (processing step 30) .
- the Address Translator 35 translates this PCI configuration cycle into local processor bus 13 address space (i.e., the local memory addresses) (processing step 32) .
- the present invention then executes the bus cycle on the local bus (processing step 34) .
- This bus cycle may be a write to configuration space (i.e., a modify instruction) or a read cycle (i.e., a read configuration space instruction) .
- the present invention completes the PCI configuration cycle on the PCI bus.
- the present invention then enables the retry mechanism (processing step 35) .
- the retry generator 45 disables the address translator 35 and asserts a retry cycle onto the primary PCI bus 7 for any subsequent request for access to the local processor bus 13.
- the retry generator 45 does not block accesses to the secondary PCI bus, as the retry generator 45 only blocks accesses to the local processor bus space.
- a Retry cycle indicates to the host processor that the target device is not ready at this time to process the request or instruction.
- the Retry cycle is not an error or a disconnect because it instructs the host processor to try again at a later time.
- the Interrupt Generator 43 interrupts local processor 29 (processing step 46), which in turn executes verification and correction program code to verify that the configuration registers have been properly updated by the host processor 3 (processing step 47) .
- This verification and correction code (in processing step 47) , conforms the configuration registers to the hardware map of the PCI Bus Protocol. This code will be described hereinafter with reference to Table 2.
- registers defined in PCI Configuration space are a mixture of read/write (RW) bits, read only (RO) bits and even some read-clear (RC) bits.
- RW read/write
- RO read only
- RC read-clear
- a read-clear bit can be read or cleared by writing a 1 to that bit location. Writing a 0 to a read-clear bit has no effect.
- a good example of these kinds of registers are the Command and Status registers in the PCI Configuration space. Since each of these registers is 16 bits, and they are aligned into a single 32 bit DWORD, it is possible for software to access both registers at once. This access contains all three types of bits (i.e., RW, RO, and RC bits) .
- the present invention employs verification and correction code (e.g., firmware) that examines the data written to the register by the host and using the copy of the original data and a template showing which bits are of which type, updates the register correctly.
- verification and correction code e.g., firmware
- Table 2 illustrates the format of an exemplary status/command register.
- the firmware includes a mask that shows which bits are RC (FlOOOOOOh) and a mask that shows which bits are RW (00000357h) .
- the firmware determines the new register value by employing the following boolean function:
- the configuration space of the intelligent bridge 9 is stored in local memory 27. If it is determined by verification and correction software, executing on the local processor 29, that the protected configuration registers have been corrupted by a host processor configuration write, then the verification and correction software accesses the copy of the configuration space, disposed in local memory, and restores the original values in those configuration registers.
- the present invention restores the previous values of the configuration registers if the PCI hardware map of the configuration header space was violated by an unauthorized write (processing step 48) .
- the copy of the configuration space is utilized for restoring the previous values.
- the present invention then disables the retry mechanism so that subsequent requests for access to the local processor bus 13 are honored (processing step 49) .
- FIG. 6 illustrates an alternative embodiment of the present invention, where the key aspects of the invention are implemented primarily in the Memory Controller 25.
- the Memory Controller 25 decodes the local bus memory addresses after they are mapped from the configuration cycle on the primary PCI bus 7.
- the Memory Controller 25 receives a source signal 51 that indicates to the Memory Controller 25 the source of the memory access (i.e., whether or not these accesses are initiated by the local processor 29 or by the host processor 3) .
- the Memory Controller 25 also receives a read/write signal (R/W) 53, a set of byte enable (BE) signals 55, and all the bits of the memory addresses.
- the Memory Controller 25, in response to the signals, provides three signals to the local memory 27 (e.g., SRAM) .
- the local memory 27 e.g., SRAM
- These signals include a chip select (CS) signal 57, an output enable (OE) signal 58, and a write enable (WE) signal 59.
- CS chip select
- OE output enable
- WE write enable
- Memory controllers in prior art computer systems typically use only the upper bits of a memory address, and the lower bits of the memory address are provided directly to the local memory 27.
- the Memory Controller 25 of the present invention is provided all the bits in a memory address.
- Figure 7 illustrates the steps taken by circuitry in the Memory Controller 25 to generate the chip select (CS) signal 57.
- a determination is made whether or not the memory address is in a predetermined range (decision block 65) . If NO, no further action is taken. If YES, enable the chip select (CS) signal (step 67) .
- Figure 8 illustrates the steps taken by circuitry in the Memory Controller 25 to generate the output enable (OE) signal 58.
- a determination is made whether or not the chip select (CS) signal 57 is enabled (decision block 71) . If NO, no further action is taken. If YES, a further determination is made whether or not the command is a read command (decision block 73) . If NO (i.e., the command is a write) , no further action is taken. If YES, assert the output enable (OE) signal (step 75) .
- Figure 9 illustrates the steps taken by circuitry in the Memory Controller 25 to generate a write enable (WE) signal 59.
- a determination is made whether or not the chip select signal 57 is enabled (decision block 77) . If NO, no further action is taken. If YES, a further determination is made whether or not the instruction is a write instruction (decision block 79) . If NO, no further action is taken. If YES, a further determination is made whether or not the byte enable signals 55 are asserted (decision block 81) . If NO, no further action is taken.
- FIG. 10 illustrates the processing steps employed by the present invention to enable virtual functions (i.e., to emulate the functionality of other devices) through a multi ⁇ function intelligent bridge.
- the present invention allows a non-PCI compliant device 15 to interface to a PCI compliant bus via the P2P processor 9.
- the present invention employs emulation software, executed by the local processor 29, that translates the commands of a device driver that is not understandable to the non-PCI compliant device 15.
- the emulation software which may be implemented in microcode (e.g., firmware), translates the command set of the device driver of the emulated device into commands that are understandable to the non-PCI compliant device 15.
- the present invention executes emulation program code on the local processor 29 to interpret the syntax of the emulated device and to determine the desired function (processing step 121) .
- the present invention decodes a command from the device driver, associated with the emulated device and determines the function desired (e.g., for a SCSI controller, a first command may instruct a SCSI disk drive to write information to a particular sector while a second command may instruct the SCSI disk drive to read from a particular sector) .
- the present invention translates the syntax of the emulated device to syntax of the actual device (processing step 125) .
- the emulation software of the present invention determines the necessary commands, which are understandable by the non-PCI compliant device 15, that will achieve the desired function, as determined in processing step 121.
- the present invention executes the syntax (e.g., commands) for the actual device.
- the actual device then performs the desired function in response to the syntax (processing step 127) .
- This sequence of processing steps for providing virtual functions via the multi-function intelligent bridge may be executed after step 49 of Figure 5.
- the mapping of the syntax of the emulated device to the syntax of the actual device may be trivial (e.g., doing nothing) because the particular function is implemented in hardware (e.g., writing a particular bit in a register) .
- the emulation code may include multiple processing steps to accurately emulate the command of the emulated device (e.g., a particular command of the graphics driver) . For example, a particular read and write command of the emulated device may need to be directed to a different memory location, or one command of the emulated device may translate or map into a number of different commands of the actual device.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19681711T DE19681711B4 (en) | 1995-12-28 | 1996-12-27 | Intelligent I / O circuit for connecting a device compatible with a first bus protocol to an external bus |
AU14319/97A AU1431997A (en) | 1995-12-28 | 1996-12-27 | A method and apparatus for interfacing a device compliant to first bus protocol to an external bus |
KR1019980704962A KR100292833B1 (en) | 1995-12-28 | 1996-12-27 | A method and apparatus for interfacing a device compliant to first bus protocol to an external bus |
GB9812475A GB2324182B (en) | 1995-12-28 | 1996-12-27 | A method and apparatus for interfacing a device compliant to first bus protocol to an external bus |
HK99101370A HK1016302A1 (en) | 1995-12-28 | 1999-04-07 | A method and apparatus for interfacing a device compliant to first bus protocol to an external bus |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/580,130 | 1995-12-28 | ||
US08/580,130 US5751975A (en) | 1995-12-28 | 1995-12-28 | Method and apparatus for interfacing a device compliant to a first bus protocol to an external bus having a second bus protocol and for providing virtual functions through a multi-function intelligent bridge |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997024677A1 true WO1997024677A1 (en) | 1997-07-10 |
Family
ID=24319841
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/020815 WO1997024677A1 (en) | 1995-12-28 | 1996-12-27 | A method and apparatus for interfacing a device compliant to first bus protocol to an external bus |
Country Status (8)
Country | Link |
---|---|
US (1) | US5751975A (en) |
KR (1) | KR100292833B1 (en) |
AU (1) | AU1431997A (en) |
DE (1) | DE19681711B4 (en) |
GB (1) | GB2324182B (en) |
HK (1) | HK1016302A1 (en) |
TW (1) | TW327684B (en) |
WO (1) | WO1997024677A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001079962A2 (en) * | 2000-04-13 | 2001-10-25 | Stratus Technologies International, S.A.R.L. | Fault-tolerant maintenance bus, protocol, and method for using the same |
KR100404283B1 (en) * | 1999-03-09 | 2003-11-03 | 인터내셔널 비지네스 머신즈 코포레이션 | Microprocessor, system including microprocessor and method of controlling bus cycle of microprocessor |
CN103842980A (en) * | 2011-09-30 | 2014-06-04 | 英特尔公司 | Protocol neutral fabric |
CN111240908A (en) * | 2019-12-31 | 2020-06-05 | 西安翔腾微电子科技有限公司 | Processor interface verification method, verification system, electronic device and storage medium |
Families Citing this family (85)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6330629B1 (en) * | 1993-02-11 | 2001-12-11 | Hitachi, Ltd. | Information processing system |
US5859988A (en) * | 1995-09-29 | 1999-01-12 | Intel Corporation | Triple-port bus bridge |
GB2308902B (en) * | 1996-01-04 | 2000-03-29 | Motorola Inc | Peripheral module and microprocessor system |
US5991546A (en) * | 1996-09-17 | 1999-11-23 | Cmd Technology, Inc. | System and method for interfacing manually controllable input devices to a universal computer bus system |
US5898859A (en) * | 1996-10-01 | 1999-04-27 | Intel Corporation | Address shadow feature and methods of using the same |
US6125418A (en) * | 1996-11-27 | 2000-09-26 | Compaq Computer Corporation | Method and apparatus for enabling a computer user to convert a computer system to an intelligent I/O system |
US5832246A (en) * | 1996-12-03 | 1998-11-03 | Toshiba America Information Systems, Inc. | Virtualization of the ISA bus on PCI with the existence of a PCI to ISA bridge |
US6091705A (en) * | 1996-12-20 | 2000-07-18 | Sebring Systems, Inc. | Method and apparatus for a fault tolerant, software transparent and high data integrity extension to a backplane bus or interconnect |
TW384611B (en) * | 1997-02-14 | 2000-03-11 | Canon Kk | Data communication apparatus and method |
EP0859326A3 (en) * | 1997-02-14 | 1999-05-12 | Canon Kabushiki Kaisha | Data transmission apparatus, system and method, and image processing apparatus |
EP0859327B1 (en) * | 1997-02-14 | 2009-07-15 | Canon Kabushiki Kaisha | Data transmission apparatus, system and method, and image processing apparatus |
US5953535A (en) * | 1997-03-28 | 1999-09-14 | International Business Machines Corporation | Using intelligent bus bridges with pico-code to service interrupts and improve interrupt response |
US5875313A (en) * | 1997-04-08 | 1999-02-23 | National Instruments Corporation | PCI bus to IEEE 1394 bus translator employing write pipe-lining and sequential write combining |
US6061755A (en) * | 1997-04-14 | 2000-05-09 | International Business Machines Corporation | Method of layering cache and architectural specific functions to promote operation symmetry |
US5937172A (en) * | 1997-04-14 | 1999-08-10 | International Business Machines Corporation | Apparatus and method of layering cache and architectural specific functions to permit generic interface definition |
US5951661A (en) * | 1997-08-15 | 1999-09-14 | Compaq Computer Corporation | Bus protocol violation monitor systems and methods |
US6275888B1 (en) | 1997-11-19 | 2001-08-14 | Micron Technology, Inc. | Method for configuring peer-to-peer bus bridges in a computer system using shadow configuration registers |
US6023736A (en) * | 1997-12-19 | 2000-02-08 | International Business Machines Corporation | System for dynamically configuring I/O device adapters where a function configuration register contains ready/not ready flags corresponding to each I/O device adapter |
US5941972A (en) | 1997-12-31 | 1999-08-24 | Crossroads Systems, Inc. | Storage router and method for providing virtual local storage |
USRE42761E1 (en) | 1997-12-31 | 2011-09-27 | Crossroads Systems, Inc. | Storage router and method for providing virtual local storage |
US6108733A (en) * | 1998-01-20 | 2000-08-22 | Micron Technology, Inc. | Method for extending the available number of configuration registers |
US6272576B1 (en) | 1998-01-20 | 2001-08-07 | Micron Technology, Inc. | Method for extending the available number of configuration registers |
US6243775B1 (en) | 1998-01-20 | 2001-06-05 | Micron Technology, Inc. | System for extending the available number of configuration registers |
US6094699A (en) * | 1998-02-13 | 2000-07-25 | Mylex Corporation | Apparatus and method for coupling devices to a PCI-to-PCI bridge in an intelligent I/O controller |
US6081863A (en) * | 1998-03-13 | 2000-06-27 | International Business Machines Corporation | Method and system for supporting multiple peripheral component interconnect PCI buses by a single PCI host bridge within a computer system |
US6266770B1 (en) | 1998-04-14 | 2001-07-24 | Micron Technology, Inc. | Method for autonomous configuration of peer devices |
US6360289B2 (en) * | 1998-04-14 | 2002-03-19 | Micron Technology, Inc. | System for autonomous configuration of peer devices |
US6065087A (en) * | 1998-05-21 | 2000-05-16 | Hewlett-Packard Company | Architecture for a high-performance network/bus multiplexer interconnecting a network and a bus that transport data using multiple protocols |
US6101557A (en) * | 1998-05-29 | 2000-08-08 | International Business Machines Corporation | Method and system for remote function control and delegation within multifunction bus supported devices |
US6243774B1 (en) | 1998-06-30 | 2001-06-05 | International Business Machines Corporation | Apparatus program product and method of managing computer resources supporting concurrent maintenance operations |
US6820157B1 (en) | 1998-06-30 | 2004-11-16 | International Business Machines Corporation | Apparatus, program product and method of replacing failed hardware device through concurrent maintenance operation |
US6119191A (en) * | 1998-09-01 | 2000-09-12 | International Business Machines Corporation | Performing PCI access cycles through PCI bridge hub routing |
US6449677B1 (en) * | 1998-09-03 | 2002-09-10 | Compaq Information Technologies Group, L.P. | Method and apparatus for multiplexing and demultiplexing addresses of registered peripheral interconnect apparatus |
US6574588B1 (en) * | 1998-09-23 | 2003-06-03 | Microsoft Corporation | Solid-state memory device that emulates a known storage device |
US7058563B1 (en) * | 1998-09-23 | 2006-06-06 | Microsoft Corporation | Device driver auto-load |
US6175889B1 (en) * | 1998-10-21 | 2001-01-16 | Compaq Computer Corporation | Apparatus, method and system for a computer CPU and memory to high speed peripheral interconnect bridge having a plurality of physical buses with a single logical bus number |
US6182182B1 (en) | 1998-10-28 | 2001-01-30 | Adaptec, Inc. | Intelligent input/output target device communication and exception handling |
GB2347829A (en) * | 1998-12-30 | 2000-09-13 | Gen American Royalty Inc | Communication protocol translator for consumer electronic networks |
US6427199B1 (en) | 1999-01-19 | 2002-07-30 | Motorola, Inc. | Method and apparatus for efficiently transferring data between peripherals in a selective call radio |
US6732208B1 (en) | 1999-02-25 | 2004-05-04 | Mips Technologies, Inc. | Low latency system bus interface for multi-master processing environments |
US6581125B1 (en) | 1999-05-14 | 2003-06-17 | Koninklijke Philips Electronics N.V. | PCI bridge having latency inducing serial bus |
US6457091B1 (en) | 1999-05-14 | 2002-09-24 | Koninklijke Philips Electronics N.V. | PCI bridge configuration having physically separate parts |
JP2001014269A (en) * | 1999-06-29 | 2001-01-19 | Toshiba Corp | Computer system |
JP2001016278A (en) * | 1999-06-30 | 2001-01-19 | Toshiba Corp | Serial signal transmitter |
US6574691B1 (en) | 1999-07-28 | 2003-06-03 | Koninklijke Philips Electronics N.V. | Apparatus and method for interfacing a non-sequential 486 interface burst interface to a sequential ASB interface |
US6604159B1 (en) | 1999-08-12 | 2003-08-05 | Mips Technologies, Inc. | Data release to reduce latency in on-chip system bus |
US6393500B1 (en) | 1999-08-12 | 2002-05-21 | Mips Technologies, Inc. | Burst-configurable data bus |
US6681283B1 (en) | 1999-08-12 | 2004-01-20 | Mips Technologies, Inc. | Coherent data apparatus for an on-chip split transaction system bus |
US6490642B1 (en) | 1999-08-12 | 2002-12-03 | Mips Technologies, Inc. | Locked read/write on separate address/data bus using write barrier |
US6493776B1 (en) | 1999-08-12 | 2002-12-10 | Mips Technologies, Inc. | Scalable on-chip system bus |
US6442643B1 (en) * | 1999-09-30 | 2002-08-27 | Conexant Systems, Inc. | System and method for resolving data transfer incompatibilities between PCI and Non-PCI buses |
CA2284947C (en) | 1999-10-04 | 2005-12-20 | Storagequest Inc. | Apparatus and method for managing data storage |
US6629157B1 (en) * | 2000-01-04 | 2003-09-30 | National Semiconductor Corporation | System and method for virtualizing the configuration space of PCI devices in a processing system |
US6611912B1 (en) * | 2000-02-04 | 2003-08-26 | Advanced Micro Devices, Inc. | Method and apparatus having a system BIOS write configuration data of a riser card to a controller configuration space when connecting the riser card to a motherboard |
US6529978B1 (en) | 2000-02-23 | 2003-03-04 | International Business Machines Corporation | Computer input/output (I/O) interface with dynamic I/O adaptor processor bindings |
US6970957B1 (en) * | 2000-04-24 | 2005-11-29 | Microsoft Corporation | Dynamically configuring resources for cycle translation in a computer system |
US6581114B1 (en) | 2000-07-14 | 2003-06-17 | Texas Instruments Incorporated | Method and system for synchronizing serial data |
US6687779B1 (en) | 2000-07-14 | 2004-02-03 | Texas Instruments Incorporated | Method and apparatus for transmitting control information across a serialized bus interface |
US6954209B2 (en) * | 2000-12-06 | 2005-10-11 | Hewlett-Packard Development Company, L.P. | Computer CPU and memory to accelerated graphics port bridge having a plurality of physical buses with a single logical bus number |
US6901475B2 (en) * | 2000-12-07 | 2005-05-31 | Micron Technology, Inc. | Link bus for a hub based computer architecture |
US20020178316A1 (en) * | 2001-05-23 | 2002-11-28 | Schmisseur Mark A. | System and method for defining private functions of a multi-function peripheral device |
US20040225814A1 (en) * | 2001-05-29 | 2004-11-11 | Ervin Joseph J. | Method and apparatus for constructing wired-AND bus systems |
US6842806B2 (en) * | 2001-05-29 | 2005-01-11 | Sun Microsystems, Inc. | Method and apparatus for interconnecting wired-AND buses |
US7149838B2 (en) * | 2001-05-29 | 2006-12-12 | Sun Microsystems, Inc. | Method and apparatus for configuring multiple segment wired-AND bus systems |
US6823418B2 (en) * | 2001-06-29 | 2004-11-23 | Intel Corporation | Virtual PCI device apparatus and method |
US6826628B2 (en) * | 2001-10-26 | 2004-11-30 | O2Micro International Limited | PCI-PCMCIA smart card reader |
US20030097503A1 (en) * | 2001-11-19 | 2003-05-22 | Huckins Jeffrey L. | PCI compatible bus model for non-PCI compatible bus architectures |
US6883057B2 (en) * | 2002-02-15 | 2005-04-19 | International Business Machines Corporation | Method and apparatus embedding PCI-to-PCI bridge functions in PCI devices using PCI configuration header type 0 |
US20040049618A1 (en) * | 2002-09-10 | 2004-03-11 | Schmisseur Mark A. | Configuration of private devices and device functions |
US20050172061A1 (en) * | 2002-10-29 | 2005-08-04 | Shinji Ushigami | Device controller |
US7103697B2 (en) | 2003-01-08 | 2006-09-05 | Emulex Design & Manufacturing Corporation | Flow-through register |
WO2004088522A1 (en) * | 2003-03-31 | 2004-10-14 | Fujitsu Limited | Bus bridge device, bus bridge method, and i/o control device |
US7062590B2 (en) * | 2003-08-29 | 2006-06-13 | Lsi Logic Corporation | Methods and structure for PCI bus broadcast using device ID messaging |
JP4052265B2 (en) * | 2004-03-05 | 2008-02-27 | 日本電気株式会社 | Information processing apparatus, device driver loading method and program |
US7596652B2 (en) * | 2004-05-14 | 2009-09-29 | Intel Corporation | Integrated circuit having processor and bridging capabilities |
US20070088857A1 (en) * | 2005-09-30 | 2007-04-19 | Travis Schluessler | Using sequestered memory for host software communications |
JP4869714B2 (en) * | 2006-01-16 | 2012-02-08 | 株式会社ソニー・コンピュータエンタテインメント | Information processing apparatus, signal transmission method, and bridge |
JP2007200169A (en) * | 2006-01-30 | 2007-08-09 | Hitachi Ltd | Storage system and storage control method |
US8214296B2 (en) * | 2006-02-14 | 2012-07-03 | Microsoft Corporation | Disaggregated secure execution environment |
CN101981554B (en) * | 2008-03-25 | 2013-08-21 | 惠普开发有限公司 | System and method for transforming PCIE SR-IOV functions to appear as legacy functions |
US8549203B2 (en) | 2010-10-29 | 2013-10-01 | Qualcomm Incorporated | Multi-protocol bus interface device |
US8719843B2 (en) * | 2011-07-27 | 2014-05-06 | Intel Corporation | Virtualizable and forward-compatible hardware-software interface |
KR20140113175A (en) | 2013-03-15 | 2014-09-24 | 삼성전자주식회사 | Bus Protocol Checker, System on Chip having the same and Method for checking bus protocol |
KR101782852B1 (en) * | 2015-06-14 | 2017-10-23 | 아던트 시스템즈 아이엔씨 | Initial enumeration of empty endpoint slots using endpoint emulation |
US10395722B2 (en) | 2017-09-29 | 2019-08-27 | Intel Corporation | Reading from a mode register having different read and write timing |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5086426A (en) * | 1987-12-23 | 1992-02-04 | Hitachi, Ltd. | Communication network system having a plurality of different protocal LAN's |
US5311576A (en) * | 1992-01-27 | 1994-05-10 | At&T Bell Laboratories | Adjunct processor embedded in a switching system |
US5392407A (en) * | 1992-12-24 | 1995-02-21 | Ncr Corporation | Multi-port processor with peripheral component interconnect port and rambus port |
US5446868A (en) * | 1992-09-11 | 1995-08-29 | R. J. Reynolds Tobacco Company | Network bridge method and apparatus |
US5542056A (en) * | 1994-06-14 | 1996-07-30 | Unisys Corporation | High speed bridge circuit with deadlock free time-shared bus for internal instructions and port-to-port data |
US5548730A (en) * | 1994-09-20 | 1996-08-20 | Intel Corporation | Intelligent bus bridge for input/output subsystems in a computer system |
US5568619A (en) * | 1995-01-05 | 1996-10-22 | International Business Machines Corporation | Method and apparatus for configuring a bus-to-bus bridge |
US5574869A (en) * | 1992-03-30 | 1996-11-12 | Intel Corporation | Bus bridge circuit having configuration space enable register for controlling transition between various modes by writing the bridge identifier into CSE register |
US5581714A (en) * | 1993-05-28 | 1996-12-03 | International Business Machines Corporation | Bus-to-bus read prefetch logic for improving information transfers in a multi-bus information handling system (bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5446869A (en) * | 1993-12-30 | 1995-08-29 | International Business Machines Corporation | Configuration and RAM/ROM control of PCI extension card residing on MCA adapter card |
AU2662895A (en) * | 1994-06-08 | 1996-01-04 | Intel Corporation | Disk drive connector interface for use on pci bus |
-
1995
- 1995-12-28 US US08/580,130 patent/US5751975A/en not_active Expired - Lifetime
-
1996
- 1996-12-27 AU AU14319/97A patent/AU1431997A/en not_active Abandoned
- 1996-12-27 DE DE19681711T patent/DE19681711B4/en not_active Expired - Lifetime
- 1996-12-27 WO PCT/US1996/020815 patent/WO1997024677A1/en active IP Right Grant
- 1996-12-27 KR KR1019980704962A patent/KR100292833B1/en not_active IP Right Cessation
- 1996-12-27 GB GB9812475A patent/GB2324182B/en not_active Expired - Fee Related
-
1997
- 1997-02-03 TW TW086101237A patent/TW327684B/en not_active IP Right Cessation
-
1999
- 1999-04-07 HK HK99101370A patent/HK1016302A1/en not_active IP Right Cessation
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5086426A (en) * | 1987-12-23 | 1992-02-04 | Hitachi, Ltd. | Communication network system having a plurality of different protocal LAN's |
US5311576A (en) * | 1992-01-27 | 1994-05-10 | At&T Bell Laboratories | Adjunct processor embedded in a switching system |
US5574869A (en) * | 1992-03-30 | 1996-11-12 | Intel Corporation | Bus bridge circuit having configuration space enable register for controlling transition between various modes by writing the bridge identifier into CSE register |
US5446868A (en) * | 1992-09-11 | 1995-08-29 | R. J. Reynolds Tobacco Company | Network bridge method and apparatus |
US5392407A (en) * | 1992-12-24 | 1995-02-21 | Ncr Corporation | Multi-port processor with peripheral component interconnect port and rambus port |
US5581714A (en) * | 1993-05-28 | 1996-12-03 | International Business Machines Corporation | Bus-to-bus read prefetch logic for improving information transfers in a multi-bus information handling system (bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus) |
US5542056A (en) * | 1994-06-14 | 1996-07-30 | Unisys Corporation | High speed bridge circuit with deadlock free time-shared bus for internal instructions and port-to-port data |
US5548730A (en) * | 1994-09-20 | 1996-08-20 | Intel Corporation | Intelligent bus bridge for input/output subsystems in a computer system |
US5568619A (en) * | 1995-01-05 | 1996-10-22 | International Business Machines Corporation | Method and apparatus for configuring a bus-to-bus bridge |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100404283B1 (en) * | 1999-03-09 | 2003-11-03 | 인터내셔널 비지네스 머신즈 코포레이션 | Microprocessor, system including microprocessor and method of controlling bus cycle of microprocessor |
WO2001079962A2 (en) * | 2000-04-13 | 2001-10-25 | Stratus Technologies International, S.A.R.L. | Fault-tolerant maintenance bus, protocol, and method for using the same |
WO2001079962A3 (en) * | 2000-04-13 | 2003-02-27 | Stratus Technologies Internati | Fault-tolerant maintenance bus, protocol, and method for using the same |
CN103842980A (en) * | 2011-09-30 | 2014-06-04 | 英特尔公司 | Protocol neutral fabric |
EP2761483A4 (en) * | 2011-09-30 | 2015-05-13 | Intel Corp | Protocol neutral fabric |
US9665522B2 (en) | 2011-09-30 | 2017-05-30 | Intel Corporation | Protocol neutral fabric |
CN111240908A (en) * | 2019-12-31 | 2020-06-05 | 西安翔腾微电子科技有限公司 | Processor interface verification method, verification system, electronic device and storage medium |
Also Published As
Publication number | Publication date |
---|---|
AU1431997A (en) | 1997-07-28 |
TW327684B (en) | 1998-03-01 |
US5751975A (en) | 1998-05-12 |
GB2324182A (en) | 1998-10-14 |
DE19681711T1 (en) | 1998-12-03 |
DE19681711B4 (en) | 2004-09-02 |
GB9812475D0 (en) | 1998-08-05 |
HK1016302A1 (en) | 1999-10-29 |
GB2324182B (en) | 2000-11-08 |
KR19990076835A (en) | 1999-10-25 |
KR100292833B1 (en) | 2001-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5751975A (en) | Method and apparatus for interfacing a device compliant to a first bus protocol to an external bus having a second bus protocol and for providing virtual functions through a multi-function intelligent bridge | |
TW468111B (en) | An apparatus and method for coupling devices to a PCI-to-PCI bridge in an intelligent I/O controller | |
KR100262677B1 (en) | ADD-IN Board With Enable/Disable Expansion ROM for PCI BUS Computer | |
US5729767A (en) | System and method for accessing peripheral devices on a non-functional controller | |
US5909592A (en) | Method in a basic input-output system (BIOS) of detecting and configuring integrated device electronics (IDE) devices | |
US5905888A (en) | Bootable redundant hard disk attached to a PC's parallel port with rom-address auto-detect and configure during BIOS scan | |
KR100341180B1 (en) | Virtual addressing buffer circuit and address translation method, system BIOS shadowing method, real memory optimization method, real memory usage method, emulation method in CPU control system and CPU request redirect method | |
US5802269A (en) | Method and apparatus for power management of distributed direct memory access (DDMA) devices | |
US6529989B1 (en) | Intelligent expansion ROM sharing bus subsystem | |
US5548783A (en) | Composite drive controller including composite disk driver for supporting composite drive accesses and a pass-through driver for supporting accesses to stand-alone SCSI peripherals | |
US6067589A (en) | USB legacy support system | |
US5737579A (en) | System and method for emulating computer architectures | |
US6611912B1 (en) | Method and apparatus having a system BIOS write configuration data of a riser card to a controller configuration space when connecting the riser card to a motherboard | |
WO2000019292A2 (en) | Upgrade card for a computer system | |
CN114153779A (en) | I2C communication method, system, equipment and storage medium | |
GB2360377A (en) | Interface for bank of disk drives | |
US5859987A (en) | Method and apparatus for providing multiple configuration reset modes for an intelligent bridge | |
US6078742A (en) | Hardware emulation | |
JPH10124407A (en) | Computer system having fault tolerant interconnection device | |
US20030135683A1 (en) | Method, system, and program for testing a bus interface | |
US6128718A (en) | Apparatus and method for a base address register on a computer peripheral device supporting configuration and testing of address space size | |
GB2289552A (en) | Providing discontiguous drive support | |
EP0784278B1 (en) | Interface architecture for connection to a peripheral component interconnect bus | |
US6076128A (en) | Data transfer method between buses, bridge devices for interconnecting buses, and data processing system including multiple buses | |
JPH1055331A (en) | Programmable read and write access signal and its method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK TJ TM TR TT UA UG US UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref document number: 9812475 Country of ref document: GB Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019980704962 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref document number: 97524585 Country of ref document: JP |
|
RET | De translation (de og part 6b) |
Ref document number: 19681711 Country of ref document: DE Date of ref document: 19981203 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 19681711 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase | ||
WWP | Wipo information: published in national office |
Ref document number: 1019980704962 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019980704962 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |