WO1998001802A3 - Method for resetting processor, and watchdog - Google Patents

Method for resetting processor, and watchdog Download PDF

Info

Publication number
WO1998001802A3
WO1998001802A3 PCT/FI1997/000444 FI9700444W WO9801802A3 WO 1998001802 A3 WO1998001802 A3 WO 1998001802A3 FI 9700444 W FI9700444 W FI 9700444W WO 9801802 A3 WO9801802 A3 WO 9801802A3
Authority
WO
WIPO (PCT)
Prior art keywords
watchdog
processor
pulses
reset
interval
Prior art date
Application number
PCT/FI1997/000444
Other languages
French (fr)
Other versions
WO1998001802A2 (en
Inventor
Juha Vasanoja
Original Assignee
Nokia Telecommunications Oy
Juha Vasanoja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy, Juha Vasanoja filed Critical Nokia Telecommunications Oy
Priority to AU33473/97A priority Critical patent/AU718652B2/en
Priority to DE69726149T priority patent/DE69726149T2/en
Priority to AT97929335T priority patent/ATE254305T1/en
Priority to EP97929335A priority patent/EP0910823B1/en
Priority to JP10504839A priority patent/JP2000514221A/en
Priority to US09/214,392 priority patent/US6405328B1/en
Publication of WO1998001802A2 publication Critical patent/WO1998001802A2/en
Publication of WO1998001802A3 publication Critical patent/WO1998001802A3/en
Priority to NO990084A priority patent/NO990084L/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means

Abstract

The invention relates to a method for resetting a processor, and a watchdog for generating a reset pulse to a processor which can initialize itself and which sends acknowledgement pulses at predetermined intervals to the watchdog comprising transmission means (5) for generating and transmitting reset pulses to the processor. The watchdog comprises counter means (7) for counting the number of reset pulses generated during initialization and for setting a predetermined limit value to reset pulses. The watchdog further comprises measuring means (4) for measuring the interval between acknowledgement pulses sent by the processor. In addition, the watchdog comprises transmission means (5) for transmitting a reset pulse when the interval between acknowledgement pulses differs from a predetermined interval.
PCT/FI1997/000444 1996-07-09 1997-07-08 Method for resetting processor, and watchdog WO1998001802A2 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
AU33473/97A AU718652B2 (en) 1996-07-09 1997-07-08 Method for resetting processor, and watchdog
DE69726149T DE69726149T2 (en) 1996-07-09 1997-07-08 METHOD FOR RESETTING A PROCESSOR AND SEQUENCE CONTROLLER
AT97929335T ATE254305T1 (en) 1996-07-09 1997-07-08 METHOD TO RESET A PROCESSOR AND A SEQUENCE CONTROLLER
EP97929335A EP0910823B1 (en) 1996-07-09 1997-07-08 Method for resetting processor, and watchdog
JP10504839A JP2000514221A (en) 1996-07-09 1997-07-08 Method of resetting processor and watchdog
US09/214,392 US6405328B1 (en) 1996-07-09 1997-07-08 Method for resetting processor, and watchdog
NO990084A NO990084L (en) 1996-07-09 1999-01-08 Procedure for resetting a processor, as well as watchdog

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI962795A FI108898B (en) 1996-07-09 1996-07-09 Process reset processor and watchdog
FI962795 1996-07-09

Publications (2)

Publication Number Publication Date
WO1998001802A2 WO1998001802A2 (en) 1998-01-15
WO1998001802A3 true WO1998001802A3 (en) 1998-03-05

Family

ID=8546362

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FI1997/000444 WO1998001802A2 (en) 1996-07-09 1997-07-08 Method for resetting processor, and watchdog

Country Status (10)

Country Link
US (1) US6405328B1 (en)
EP (1) EP0910823B1 (en)
JP (1) JP2000514221A (en)
CN (1) CN1227642A (en)
AT (1) ATE254305T1 (en)
AU (1) AU718652B2 (en)
DE (1) DE69726149T2 (en)
FI (1) FI108898B (en)
NO (1) NO990084L (en)
WO (1) WO1998001802A2 (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4734484B2 (en) * 2000-10-19 2011-07-27 新世代株式会社 Information processing apparatus and memory cartridge system
JP4194748B2 (en) * 2000-12-26 2008-12-10 株式会社ホンダエレシス Arithmetic control unit
CN1308789C (en) * 2002-01-29 2007-04-04 中兴通讯股份有限公司 Reset method
US7036013B2 (en) * 2002-01-31 2006-04-25 Brocade Communications Systems, Inc. Secure distributed time service in the fabric environment
JP3988636B2 (en) * 2002-02-15 2007-10-10 株式会社デンソー Microcomputer and vehicle ECU
DE10225472A1 (en) * 2002-06-10 2003-12-18 Philips Intellectual Property Automotive microcontroller monitoring circuit and method, whereby a non-volatile memory, to which the microcontroller has read-write access, is used to generate error statistics relating to microcontroller operation
US7917738B2 (en) * 2002-06-11 2011-03-29 Nxp B.V. Method and base chip for monitoring the operation of a microcontroller unit
US6996732B2 (en) * 2002-09-07 2006-02-07 Micrologic, Inc. Method of and apparatus for achieving “watch dog” functions in microcontrollers and microcomputers and the like, required to shut down for extended periods of time for energy-conservation purposes
US20040250178A1 (en) * 2003-05-23 2004-12-09 Munguia Peter R. Secure watchdog timer
US20050188274A1 (en) * 2004-01-29 2005-08-25 Embedded Wireless Labs Watchdog system and method for monitoring functionality of a processor
US7310751B2 (en) * 2004-02-20 2007-12-18 Hewlett-Packard Development Company, L.P. Timeout event trigger generation
CN101290599B (en) * 2008-05-16 2011-09-14 北京星网锐捷网络技术有限公司 System and method for checking watchdog zero clearing signal
JP5246230B2 (en) * 2010-09-13 2013-07-24 株式会社デンソー Electronic control device for vehicle
JP5772865B2 (en) 2013-04-17 2015-09-02 トヨタ自動車株式会社 SAFETY CONTROL DEVICE, SAFETY CONTROL METHOD, AND CONTROL PROGRAM

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5199007A (en) * 1990-02-08 1993-03-30 Zexel Corporation Compact watch dog timer circuit
EP0590637A1 (en) * 1992-09-30 1994-04-06 Nec Corporation Dectection of improper CPU operation from lap time pulses and count of executed significant steps
WO1995007508A1 (en) * 1993-09-08 1995-03-16 Siemens Aktiengesellschaft Process for monitoring a programme-controlled circuit
US5522040A (en) * 1990-12-10 1996-05-28 Robert Bosch Gmbh Arrangement for testing a watchdog circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4689766A (en) * 1984-11-16 1987-08-25 Zenith Electronics Corporation System for resetting the operation of a signal processing device upon the failure of accessng a predetermined memory location within a predetermined time interval
JPS61296443A (en) 1985-06-24 1986-12-27 Mitsubishi Electric Corp Watchdog timer
US4727549A (en) 1985-09-13 1988-02-23 United Technologies Corporation Watchdog activity monitor (WAM) for use wth high coverage processor self-test
DE4332769C1 (en) * 1993-09-25 1994-12-15 Bosch Gmbh Robert Microcomputer
US5704038A (en) * 1994-09-30 1997-12-30 Itt Automotive Electrical Systems, Inc. Power-on-reset and watchdog circuit and method
US5708776A (en) * 1996-05-09 1998-01-13 Elonex I.P. Holdings Automatic recovery for network appliances
US5864663A (en) * 1996-09-12 1999-01-26 United Technologies Corporation Selectively enabled watchdog timer circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5199007A (en) * 1990-02-08 1993-03-30 Zexel Corporation Compact watch dog timer circuit
US5522040A (en) * 1990-12-10 1996-05-28 Robert Bosch Gmbh Arrangement for testing a watchdog circuit
EP0590637A1 (en) * 1992-09-30 1994-04-06 Nec Corporation Dectection of improper CPU operation from lap time pulses and count of executed significant steps
WO1995007508A1 (en) * 1993-09-08 1995-03-16 Siemens Aktiengesellschaft Process for monitoring a programme-controlled circuit

Also Published As

Publication number Publication date
FI962795A (en) 1998-01-10
EP0910823B1 (en) 2003-11-12
NO990084D0 (en) 1999-01-08
DE69726149T2 (en) 2004-08-26
WO1998001802A2 (en) 1998-01-15
AU718652B2 (en) 2000-04-20
EP0910823A2 (en) 1999-04-28
JP2000514221A (en) 2000-10-24
NO990084L (en) 1999-01-08
AU3347397A (en) 1998-02-02
CN1227642A (en) 1999-09-01
DE69726149D1 (en) 2003-12-18
ATE254305T1 (en) 2003-11-15
FI108898B (en) 2002-04-15
FI962795A0 (en) 1996-07-09
US6405328B1 (en) 2002-06-11

Similar Documents

Publication Publication Date Title
WO1998001802A3 (en) Method for resetting processor, and watchdog
WO2005029780A3 (en) Systems and methods for measuring the distance between devices
WO2002017047A3 (en) Clock generator, particularly for usb devices
FR2742917B1 (en) MINIATURE DEVICE FOR EXECUTING A PREDETERMINED FUNCTION, ESPECIALLY MICRORELAIS
EP0859535A3 (en) Communications system
CA2098105A1 (en) Oligoside derived from an antigen polyoside obtained from a pathogen
EP0766232A3 (en) Speech coding apparatus
EP0822479A3 (en) Clock system
HK1018095A1 (en) Coriolis effect mass flowmeter using concentric rotors.
WO2002091710A3 (en) Communications methods, apparatus, computer program products and data structures using segment sequence numbers
EP0917304A3 (en) Transmission power control method and communication device
EP0603996A3 (en) Clock control apparatus
EP1109340A3 (en) Method and device for triggering an uplink transmission at a correct time instant
EP0797099A4 (en) Counter and a revolution stop detection apparatus using the counter
AU4150397A (en) Method for the prevention of scale formation by using an ether-1,1-diphospho nate
FR2703150B1 (en) DOSING DEVICE, PARTICULARLY FOR VISCOUS PRODUCTS.
FR2656176B1 (en) PULSE GENERATOR CIRCUIT FOR A POLAROTAR, OR DEVICE FOR MODIFYING A PROBE ANGLE, OF A SATELLITE TRANSMISSION RECEIVER.
WO2003060558A3 (en) Admittance sensor for mass detection
EP0365959A3 (en) Method and system for approximating rotational speed
ES2164443T3 (en) CONTROL AND / OR SUPERVISION DEVICE.
Kiseleva et al. Numerical models of galaxy triplets(Chislennye modeli tripletov galaktik)
JPS6012824B2 (en) PN generator shared with frame counter
JPS5415190A (en) Prevention of snow coating of tranmission line and device for prevention
CA2388255A1 (en) Method for data processing in a radio receiver
EP0196292A1 (en) Means for determining distance between two points

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 97197184.6

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL

AK Designated states

Kind code of ref document: A3

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1997929335

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 09214392

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 1997929335

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: CA

WWG Wipo information: grant in national office

Ref document number: 1997929335

Country of ref document: EP