WO1998059087A9 - Method for bias sputtering - Google Patents

Method for bias sputtering

Info

Publication number
WO1998059087A9
WO1998059087A9 PCT/US1998/012931 US9812931W WO9859087A9 WO 1998059087 A9 WO1998059087 A9 WO 1998059087A9 US 9812931 W US9812931 W US 9812931W WO 9859087 A9 WO9859087 A9 WO 9859087A9
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
pulsed
conductive material
bias
vias
Prior art date
Application number
PCT/US1998/012931
Other languages
French (fr)
Other versions
WO1998059087A2 (en
WO1998059087A3 (en
Inventor
Tse-Yong Yao
Zheng Xu
Kenny King-Tai Ngan
Xing Chen
John Urbahn
Lawrence P Bourget
Original Assignee
Applied Materials Inc
Applied Science & Technology I
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc, Applied Science & Technology I filed Critical Applied Materials Inc
Priority to EP98930445A priority Critical patent/EP0996762A2/en
Priority to JP50493099A priority patent/JP4159615B2/en
Publication of WO1998059087A2 publication Critical patent/WO1998059087A2/en
Publication of WO1998059087A3 publication Critical patent/WO1998059087A3/en
Publication of WO1998059087A9 publication Critical patent/WO1998059087A9/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/04Coating on selected surface areas, e.g. using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/2855Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by physical means, e.g. sputtering, evaporation
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/04Coating on selected surface areas, e.g. using masks
    • C23C14/046Coating cavities or hollow spaces, e.g. interior of tubes; Infiltration of porous substrates
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • C23C14/35Sputtering by application of a magnetic field, e.g. magnetron sputtering
    • C23C14/354Introduction of auxiliary energy into the plasma
    • C23C14/357Microwaves, e.g. electron cyclotron resonance enhanced sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32623Mechanical discharge control means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/3266Magnetic control means
    • H01J37/32678Electron cyclotron resonance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32697Electrostatic control
    • H01J37/32706Polarising the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/34Gas-filled discharge tubes operating with cathodic sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material

Definitions

  • the present invention relates generally to methods and apparatus for fabricating electronic devices on substrates, including integrated circuits. More particularly, the present invention relates to methods for selectively or preferentially depositing conductive material in trenches, holes or vias formed in a substrate surface using physical vapor deposition (PVD) with a high density plasma (HDP).
  • PVD physical vapor deposition
  • HDP high density plasma
  • Sputtering or physical vapor deposition is a known technique for depositing thin films onto a substrate.
  • a glow discharge plasma is generated in an atmosphere of inert gas by maintaining an inert gas atmosphere at a low pressure between a two electrode system comprising a cathode and an anode.
  • a plasma is created in the space between the electrodes in which the inert gas atmosphere becomes at least partially ionized.
  • the plasma is bounded from each of the electrodes by a plasma sheath or dark space.
  • a high negative potential applied to the cathode then accelerates ions from the plasma onto the cathode (usually the target or desired coating material) where cascade lattice collisions cause the ejection of neutral target atoms.
  • the cathode usually the target or desired coating material
  • cascade lattice collisions cause the ejection of neutral target atoms.
  • the ejected or sputtered atoms travel across the plasma, essentially without interaction, and deposit on the anode which may comprise the substrate or wafer to be coated.
  • the sputtered neutral atoms can interact with the plasma while traversing therethrough. This results in a nearly isotropic directional distribution of the sputtered material at the surface of the wafer or substrate.
  • the surface of the wafer being coated is typically patterned and frequently includes high aspect ratio apertures and vias wherein the ratio of depth to width is greater than 4:1.
  • Apertures or vias are formed in a substrate to provide a conductive path (trench) or contact (hole) between film layers.
  • PND is a preferred technique for coating substrates with metals.
  • the aperture is closed in a phenomenon known as "crowning" where the deposited material closes the top of the aperture before it has been completely filled.
  • Ionized PND uses a high density plasma between a sputtering target and a substrate to ionize a high fraction of sputtered atoms before depositing onto the substrate. These ions are accelerated perpendicularly towards the surface of the substrate within a plasma sheath, improving the selective or preferential filling of high aspect ratio holes, trenches, or vias.
  • Biasing of the substrate relative to plasma potential is widely used in ionized PND to control the energy of ions reaching the substrate and improve results .
  • the bias voltage can be applied directly with a conductive substrate or a conductive layer on the substrate.
  • RF bias voltage can be capacitively coupled to the substrate.
  • the frequency of the RF bias is typically between 10 Kilohertz and 300 Megahertz depending on the time duration in which the substrate surface is significantly charged by the electric currents from plasma.
  • conventional sinusoidal RF bias does not accurately control the energy of ions reaching the substrate surface because of variations in bias voltage during each cycle.
  • the present invention provides a method and apparatus for preferentially depositing conductive coatings in holes, trenches or vias to the exclusion or diminution of deposition on field areas on a substrate.
  • the present invention utilizes a high density plasma source, such as an Electron Cyclotron Resonance (ECR) reactor, to generate ions, and utilizes a pulsed DC substrate bias to accurately control ion flux to eliminate crowning or cusping problems associated with deposition on the field of a patterned substrate.
  • ECR Electron Cyclotron Resonance
  • the invention provides preferential deposition of a conductive material in a trench, hole or via formed on the substrate.
  • the pulsed DC bias method uses a pulsed voltage waveform to provide a nearly constant voltage bias to a substrate surface to control the ion flux.
  • the use of a high density plasma source and separate bias power sources applied to the target and the substrate support member (and capacitively coupled to the substrate) enable the target to be sputtered without sticking of the target material deposited on the field areas of the substrate, or with repeated etching of the target material deposited on the field areas.
  • One advantage of this method and apparatus is that the deposition of the film on the field of the substrate can be controlled to prevent the openings of small features patterned on substrates from crowning before the feature has been adequately filled with deposition material.
  • a uniform barrier layer is formed over the entire surface of the substrate using, for example, conventional chemical vapor deposition or sputtering techniques.
  • the barrier layer is generally a metallic nitride or oxide and is a conductor or semiconductor compared to the preferred deposition material used in vias, interconnects or lines having high aspect ratios.
  • a conducting layer is then preferentially deposited over the barrier layer using the DC pulsed substrate bias techniques of the present invention. Preferential deposition allows the bottom and steep sidewalls of the holes, trenches or vias to be coated without the problems of shadowing caused by crowning or cusping of the film deposited on the field adjacent the feature opening. Deposition of material continues until the feature is completely filled, optimally leaving little or no conductor deposition on the field areas.
  • the techniques of the present invention are preferably performed with an Electron Cyclotron Resonance (ECR) plasma generator with an inert gas atmosphere at a pressure between 0.1 to 5 milliTorr to preferentially fill the holes, trenches or vias.
  • ECR Electron Cyclotron Resonance
  • microwave and pulsed DC bias levels, barrier layer material, and metal ionization fraction are adjusted to provide preferential filling of the high aspect ratio features.
  • Figure 1 is a schematic diagram of in section showing a preferred ECR microwave plasma chamber for preferentially filling vias/trenches in a patterned substrate with a conductive material;
  • Figure 2 is a schematic representation of a preferred pulsed DC waveform for biasing a substrate in the plasma chamber of Figure 1 ;
  • Figures 3A-3F are cross-sectional schematic diagrams showing how a hole or trench in a substrate is preferentially filled with a conductor while field areas remain free of the conductor; and
  • Figure 4 is a flow diagram of a computer program for controlling the process and apparatus of the present invention.
  • High density plasma (HDP) physical vapor deposition (PND) is a useful tool in coating substrates or wafers of semiconductors used in fabricating microelectronic circuits.
  • an inert gas atmosphere is maintained at a pressure of about 0.1 to about 50 milliTorr in a vacuum chamber having a target and a wafer or substrate to be coated during sputtering of the target.
  • the preferential deposition method of this invention can be performed in any HDP-PVD apparatus such a magnetron sputtering system which uses an inductively coupled plasma source or an electron cyloctron resonance system which uses a microwave plasma source.
  • the ECR system is preferred since it provides higher metal ionization fraction, 50% to 100%, and a lower pressure regime for preferential deposition.
  • the metal ionization fraction is directly controlled by increased or decreasing microwave energy used in plasma generation.
  • FIG. 1 is a schematic drawing showing an ECR chamber 11 having an exhaust outlet port 28 for exhausting process gases.
  • a substrate support pedestal 20, which supports a substrate 16 during processing in the chamber 11, is disposed at the lower end of the chamber 11.
  • a target 14 which comprises a material to be deposited on the substrate 16 is received at the upper end of the chamber 11.
  • Target 14 is electrically insulated from the wall 13 of chamber 11 to receive a negative bias which assists in forming a plasma of process gases.
  • the support pedestal 20 which may be heated by internal coils or the like (not shown) to increase the processing temperature.
  • An inert gas, such as argon (Ar) is typically used to maintain within the chamber a processing pressure between about 0.1 mT and about 5 mT.
  • the target 14 is a conductive material which is sputtered to fill trenches/vias in a patterned substrate 16.
  • the conductive material is preferably aluminum or copper, but may be any conductive material useful in the fabrication of integrated circuits.
  • Preferential deposition occurs when the substrate 16 is raised by the support pedestal 20 into a processing region 18.
  • a target adjustment assembly 22 is provided to maintain a fixed distance between the target
  • the processing region 18 is typically water cooled and is surrounded by magnets 25 which create a magnetic field which enables efficient microwave absorption.
  • Microwaves are provided through a waveguide 26 by an external microwave source 27.
  • the waveguide 76 is typically a square tube which channels microwave power to an annular microwave window 17 above the processing region 18.
  • a dark space shield 19 protects the microwave window 17 from particles sputtered from the target 14.
  • the microwave energy applied to the processing region 18 within the magnetic field causes a plasma (glow discharge) to form in the inert gas disposed between the substrate 16 and the target 14.
  • a high negative potential is applied to the target 14 by a power supply 12 which can be a DC or RF power supply.
  • a pulsed negative potential is further supplied to the substrate holder 20 by pulsed DC power supply 48 which alternately accelerates the deposition flux toward the substrate or discharges positive charges built up on the substrate.
  • the pulsed negative potential accelerates ions which are deposited in the hole, trench, or via, as well as ions which bombard the field of the substrate.
  • the pulsed DC bias method uses a pulsed voltage waveform to provide a nearly constant voltage bias to a substrate surface that is in contact with a plasma.
  • the constant voltage provides uniform ion acceleration, thereby obtaining uniform ion energy at the substrate surface with a narrow energy distribution.
  • the ion energy at the substrate surface is interrupted briefly when the pulsed DC waveform cycles to a slight positive voltage to remove charges building at the substrate surface. Brief interruption of the ion current to the substrate is sufficient during each cycle because the charge building on the substrate is removed by electron current from the plasma which is typically tens to hundreds of times greater than ion current from the plasma.
  • Figure 2 shows a preferred DC pulsed bias waveform for preferentially depositing a conductor in holes, trenches, and vias.
  • a zero net average current is preferably applied to a substrate surface, which is preferred for any capacitively coupled bias.
  • the zero net average current is achieved by using a bias voltage waveform in which the negative pulse 200 comprises most of the cycle and the duration of the positive pulse 202 is a small fraction, 0.1 - 30%, of the total pulse cycle.
  • the pulsed voltage varies between a negative substrate bias -V ranging from -20 V to -200 V and a slightly positive substrate floating potential.
  • the pulse cycle is selected so that the substrate surface will not be significantly charged by the current during a cycle.
  • the glow discharge plasma formed in processing region 18 between the target 14 and the substrate 16 is separated from the target 14 by a dark space or plasma sheath near the target and a dark space or plasma sheath near the substrate 16.
  • the plasma contains partially ionized positive argon ions, neutral argon atoms, and sputtered target ions.
  • the ionized positive argon ions are attracted to the target and accelerated across the dark space to the target 14 by the high negative potential provided by the power supply 12.
  • lattice cascade reactions occur which eject neutral target atoms toward the substrate holder 20 supporting the substrate 16 to be coated.
  • HDP high density plasma
  • a high density plasma at pressures between about 0.1 and 5 milliTorr
  • an optimum pressure regime can be determined to perform the conductor hole or trench filling techniques to be described.
  • the preferred substrate material in the semiconductor industry is silicon, usually in crystalline form. When depositing metals, particularly aluminum (Al) or copper (Cu), onto a crystalline silicon substrate, it is generally necessary to first deposit a barrier layer over the substrate in order to prevent unwanted metallic "doping" or diffusion of the metal ions or atoms into the substrate lattice.
  • barrier layer typically metal nitrides or oxides have been used for this barrier layer.
  • a commonly used barrier layer for aluminum is titanium nitride (TiN), tantalum nitride (TaN) or any one of several other barrier layers can be used.
  • Figure 3 A is a schematic sectional view of a substrate 40 having a hole or trench 42 previously etched in its surface and in which it is desired to preferentially or preferentially fill with a conductor (usually metal) to form a contact point or a low resistance electrical current path in an integrated circuit being fabricated on the substrate 40.
  • the substrate 40 is preferably processed in an appropriate chamber to first deposit a barrier layer 44 over the substrate 40, including the sidewall and bottom of the hole 42, to improve chip performance.
  • the uniformity of PND film layers is improved by controlling the substrate temperature to eliminate hot spots and cold spots, by rotation or other physical motion of the substrate during the deposition process to obtain average deposition rates across the substrate, and by use of higher gas pressures to provide more disperse deposition.
  • the uniformity of the PVD layers is also enhanced by maintaining a substantially constant distance between the substrate and a target as described in United States Patent Application No. 08/092,847, filed July 16, 1993, now issued, which disclosure is incorporated by reference herein. Any and all such techniques may be employed in accordance with the present invention to achieve uniform conformal coating in the steps requiring such for the process of filling holes or trenches with a conductive metal.
  • FIG. 3B schematically shows that the pulsed DC power supply 48 is capacitively coupled to the substrate 40 to apply a negative bias to the barrier layer 44 and any metal layer 50 deposited thereon.
  • the negative bias applied to the substrate 40 attracts ions 32 from the plasma which are accelerated across a plasma sheath above the substrate and impinge on the metal layer 50 essentially in a vertical direction.
  • This process reduces the sticking probability of metal ions impinging on the substrate surface and causes etching and re-sputtering of the previously deposited metal layer 50 by action of the impacting ions 32.
  • Neutral metal atoms are etched away from metal layer 50 lying over the field area 46.
  • the vertically impinging ions 32 cause re-sputtering of atoms from the metal layer 50 (such as from point 52), which are primarily preferentially deposited on the walls of the trench or hole 42 (such as at point 54).
  • the preferential deposition process stops once the hole, trench, or via is filled.
  • an appropriate end point to preferential deposition can be determined from a decrease in the sheet resistance of the barrier layer.
  • Figures 3C and 3D, as well as Figures 3E and 3F, show how the hole or trench 42 can be filled with a metal plug 62 by continued preferential deposition.
  • the sequential layers 50, 58, 60 combine to selectively or preferentially form a metal plug 62 having no voids therein. It will be recognized that the process of hole filling may be a single step or may include any number of cycles between sputtering and etching, with each step having the same of different durations or conditions.
  • the bias level placed on the substrate by the pulsed DC power source 48, vis-a-vis the negative voltage applied to the target 14, can be tailored to achieve sputtering of metal onto the field 46 and trench 42 while simultaneously removing the metal layer formed on the field 46 by bombardment with ions 32.
  • the bias levels on the target 14 can be tailored so that sputtering of the target occurs at a faster rate than etching of the field areas 46 on the substrate.
  • the process can be implemented using a computer program product 141 that runs on a conventional computer system comprising a central processor unit (CPU) interconnected to a memory system with peripheral control components, such as for example a 68400 microprocessor, commercially available from Synenergy Microsystems, California.
  • the computer program code can be written in any conventional computer readable programming language such as for example 68000 assembly language, C, C++, or Pascal.
  • Suitable program code is entered into a single file, or multiple files, using a conventional text editor, and stored or embodied in a computer usable medium, such as a memory system of the computer. If the entered code text is in a high level language, the code is compiled, and the resultant compiler code is then linked with an object code of precompiled windows library routines. To execute the linked compiled object code, the system user invokes the object code, causing the computer system to load the code in memory, from which the CPU reads and executes the code to perform the tasks identified in the program.
  • Figure 4 shows an illustrative block diagram of the hierarchical control structure of the computer program 141.
  • a user enters a process set and process chamber number into a process selector subroutine 142.
  • the process sets are predetermined sets of process parameters necessary to carry out specified processes in a specific process chamber, and are identified by predefined set numbers.
  • the process parameters relate to process conditions such as, for example, process gas composition and flow rates, temperature, pressure, plasma conditions such as microwave power levels and magnetic field power levels, cooling gas pressure, and chamber wall temperature.
  • a process sequencer subroutine 143 comprises program code for accepting the identified process chamber and set of process parameters from the process selector subroutine 142, and for controlling operation of the various process chambers. Multiple users can enter process set numbers and process chamber numbers, or a user can enter multiple process set numbers and process chamber numbers, so the sequencer subroutine 143 operates to schedule the selected processes in the desired sequence.
  • the sequencer subroutine 143 includes a program code to perform the steps of (i) monitoring the operation of the process chambers to determine if the chambers are being used, (ii) determining what processes are being carried out in the chambers being used, and (iii) executing the desired process based on availability of a process chamber and type of process to be carried out.
  • sequencer subroutine 143 can be designed to take into consideration the present condition of the process chamber being used in comparison with the desired process conditions for a selected process, or the "age" of each particular user entered request, or any other relevant factor a system programmer desires to include for determining scheduling priorities.
  • the sequencer subroutine 143 determines which process chamber and process set combination is going to be executed next, the sequencer subroutine 143 causes execution of the process set by passing the particular process set parameters to chamber manager subroutines 144a-c which control multiple processing tasks in different process chambers according to the process set determined by the sequencer subroutine 143.
  • the chamber manager subroutine 144a comprises program code for controlling PND process operations, within the described process chamber 11.
  • the chamber manager subroutine 144 also controls execution of various chamber component subroutines or program code modules, which control operation of the chamber components necessary to carry out the selected process set.
  • chamber component subroutines are substrate positioning subroutine 145, process gas control subroutine 146, pressure control subroutine 147, heater control subroutine 148, and plasma control subroutine 149. These different subroutines function as deposition program code means for (a) generating a glow discharge in an inert gas atmosphere in the space between a target and a patterned substrate to be processed;
  • the chamber manager subroutine 144a selectively schedules or calls the process component subroutines in accordance within the particular process set being executed.
  • the chamber manager subroutine 144a schedules the process component subroutines similarly to how the sequencer subroutine 143 schedules which process chamber 11 and process set is to be executed next.
  • the chamber manager subroutine 144a includes steps of monitoring the various chamber components, determining which components needs to be operated based on the process parameters for the process set to be executed, and causing execution of a chamber component subroutine responsive to the monitoring and determining steps. Operation of particular chamber component subroutines will now be described.
  • the substrate positioning code or subroutine 145 comprises program code for controlling chamber components that are used to load the substrate 16 onto the substrate support 20, and optionally to lift the substrate to a desired height in the chamber 11 to control the spacing between the substrate and the target 14.
  • the substrate support 20 is lowered to receive the substrate, and thereafter, the support is raised to the desired height in the chamber.
  • the process gas control subroutine 146 has program code for controlling process gas composition and flow rates.
  • the process gases supply lines for each of the process gases include (i) safety shut-off valves (not shown) that can be used to automatically or manually shut off the flow of process gas into the chamber, and (ii) mass flow controllers (also not shown) that measure the flow of a particular gas through the gas supply lines.
  • safety shut-off valves not shown
  • mass flow controllers also not shown
  • the process gas control subroutine 146 controls the open/close portion of the safety shut-off valves, and also ramps up/down the mass flow controllers to obtain the desired gas flow rate.
  • the process gas control subroutine 146 is invoked by the chamber manager subroutine 144a, as are all chamber component subroutines, and receives from the chamber manager subroutine process parameters related to the desired gas flow rates.
  • the process gas control subroutine 146 operates by opening the gas supply lines, and repeatedly (i) reading the necessary mass flow controllers, (ii) comparing the readings to the desired flow rates received from the chamber manager subroutine 144a, and (iii) adjusting the flow rates of the gas supply lines as necessary.
  • the process gas control subroutine 146 includes steps for monitoring the gas flow rates for unsafe rates, and activating the safety shut-off valves when an unsafe condition is detected.
  • the process gas control subroutine 146 comprises hole filling program code for operating the chamber in a selective or preferential hole filling mode.
  • the sputtering gas program code 156 can also be provided to introduce sputtering gas into the PND chamber 11 during performance of the PND process step.
  • the desired process gas flow rates are transferred to the process gas control subroutine 146 as process parameters.
  • the pressure control subroutine 147 When the pressure control subroutine 147 is invoked, the desired or target pressure level is received as a parameter from the chamber manager subroutine 144a.
  • the pressure control subroutine 147 operates to measure the pressure in the chamber 11 by reading one or more conventional pressure manometers connected to the chamber, compare the measure value(s) to the target pressure, obtain PID (proportional, integral, and differential) values from a stored pressure table corresponding to the target pressure, and adjust the throttle valve according to the PID values obtained from the pressure table.
  • the pressure control subroutine 147 can be written to open or close the throttle valve to a particular opening size to regulate the chamber 40 at the desired pressure.
  • the heater control subroutine 148 comprises program code for controlling the temperature of the substrate support 20 used to heat the substrate 16.
  • the heater control subroutine 148 includes hole filling program code 158 for operating in a hole filling stage in which the substrate is maintained at a desired temperatures T within the range of temperatures ⁇ T.
  • the subroutine 148 is programmed to ramp up the temperature of the support from ambient chamber temperatures to a set point temperature. In this step, the heater control subroutine 148 is invoked by the chamber manager subroutine 144a and receives a ramp rate temperature parameter.
  • the heater control subroutine 148 measures temperature by measuring voltage output of a thermocouple located in the support, compares the measured temperature to the set point temperature, and increases or decreases current applied to the substrate holder 20 to obtain the desired ramp rate or set point temperature. The temperature is obtained from the measured voltage by looking up the corresponding temperature in a stored conversion table, or by calculating the temperature using a fourth order polynomial. When radiant lamps are used as the heater, the heater control subroutine 148 gradually controls a ramp up/down of current applied to the lamp that increases the life and reliability of the lamp. Additionally, a built-in fail-safe mode can be included to detect process safety compliance, and to shut down operation of the heater if the process chamber 11 is not properly set up.
  • the plasma control subroutine 149 comprises program code for forming a plasma in the chamber during operation of the chamber.
  • the subroutine 149 sets the microwave power level applied, and optionally sets the level of the magnetic field generated in the chamber, to form the sputtering plasma. Similar to the previously described chamber component subroutines, the plasma control subroutine 149 is invoked by the chamber manager subroutine 144a. The read power levels are compared against target levels, and the current is adjusted to control the plasma.
  • a second plasma control subroutine 149 may be employed to control the pulsed DC power source 48 capacitively coupled to the substrate holder 20 to form a bias thereon. This power source can be used to generate an ion flux sufficient to re-sputter the field of the substrate. Alternatively, the power source may be used simultaneously with the power source 12. This second plasma control subroutine 149 may monitor the electric field potential or resistance at the surface of the barrier layer 44 and determine the end point of the etching process.
  • the method of the present invention was conducted on a patterned 8 inch silicon wafer plasma chamber which is substantially represented by Figure 1.
  • the chamber was evacuated to a base pressure of 3 x 10 "7 Torr and then filled with argon to a process pressure of about 0.85 mTorr to about 1.5 mTorr.
  • a high negative voltage of 800 N was applied to an aluminum target with a target current of 2 Amps.
  • Upper chamber magnets were powered with 230 Amps and lower chamber magnets were powered with 180 Amps.
  • Microwave energy was supplied to the chamber at 4 KW from an external source as described for Figure 1.
  • a pulsed DC bias was capacitively coupled to the substrate as shown in Figure 1 at a maximum voltage of -40 V and a frequency of 30.5 MHz. Deposition/etching was maintained for 40 minutes and aluminum completely filled the vias/trenches in the substrate without voids.

Abstract

The present invention provides a method and apparatus for preferential PVD conductor fill in an integrated circuit structure. The present invention utilizes a high density plasma for sputter deposition of a conductive layer on a patterned substrate, and a pulsed DC power source capacitively coupled to the substrate to generate an ion current at the surface of the substrate. The ion current prevents sticking of the deposited material to the field areas of the patterned substrate, or etches deposited material from the field areas to eliminate crowning or cusping problems associated with deposition of a conductive material in a trench, hole or via formed on the substrate.

Description

METHOD FOR BIAS SPUTTERING
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates generally to methods and apparatus for fabricating electronic devices on substrates, including integrated circuits. More particularly, the present invention relates to methods for selectively or preferentially depositing conductive material in trenches, holes or vias formed in a substrate surface using physical vapor deposition (PVD) with a high density plasma (HDP).
Background of the Related Art
Sputtering or physical vapor deposition is a known technique for depositing thin films onto a substrate. Typically in a sputtering system, a glow discharge plasma is generated in an atmosphere of inert gas by maintaining an inert gas atmosphere at a low pressure between a two electrode system comprising a cathode and an anode. A plasma is created in the space between the electrodes in which the inert gas atmosphere becomes at least partially ionized. The plasma is bounded from each of the electrodes by a plasma sheath or dark space. A high negative potential applied to the cathode (with respect to the plasma) then accelerates ions from the plasma onto the cathode (usually the target or desired coating material) where cascade lattice collisions cause the ejection of neutral target atoms. At gas pressures below about 10 milliTorr, the ejected or sputtered atoms travel across the plasma, essentially without interaction, and deposit on the anode which may comprise the substrate or wafer to be coated. At higher gas pressures from about 10 milliTorr to about 50 milliTorr, the sputtered neutral atoms can interact with the plasma while traversing therethrough. This results in a nearly isotropic directional distribution of the sputtered material at the surface of the wafer or substrate.
The surface of the wafer being coated is typically patterned and frequently includes high aspect ratio apertures and vias wherein the ratio of depth to width is greater than 4:1. Apertures or vias are formed in a substrate to provide a conductive path (trench) or contact (hole) between film layers. PND is a preferred technique for coating substrates with metals. However, as geometries shrink it becomes more difficult to fill high aspect ratio features without forming voids in the feature. As deposition material is deposited in the aperture and on the field of the substrate, the aperture is closed in a phenomenon known as "crowning" where the deposited material closes the top of the aperture before it has been completely filled. Material is deposited on the areas between the holes and trenches, commonly referred to as the "field" of the wafer, and closes the openings of the small features. Generally, it is desired to have little or no metallic or conductive coatings on field areas of the wafer, at least in the same plane as the top of the trenches or holes forming conductive paths or contacts. The build up of material on the field adjacent a hole or trench leads to the problem of "shadowing" in which an overhanging edge of such material can shield or deflect sputtered material from reaching the sidewalls and floor of the hole or trench. Thus, it is difficult to selectively or preferentially fill the trenches, vias, or holes without covering the field areas. Ionized PND uses a high density plasma between a sputtering target and a substrate to ionize a high fraction of sputtered atoms before depositing onto the substrate. These ions are accelerated perpendicularly towards the surface of the substrate within a plasma sheath, improving the selective or preferential filling of high aspect ratio holes, trenches, or vias.
Biasing of the substrate relative to plasma potential is widely used in ionized PND to control the energy of ions reaching the substrate and improve results . The bias voltage can be applied directly with a conductive substrate or a conductive layer on the substrate. With a non-conductive or highly resistive substrate, RF bias voltage can be capacitively coupled to the substrate. The frequency of the RF bias is typically between 10 Kilohertz and 300 Megahertz depending on the time duration in which the substrate surface is significantly charged by the electric currents from plasma. However, conventional sinusoidal RF bias does not accurately control the energy of ions reaching the substrate surface because of variations in bias voltage during each cycle.
Summary of the Invention The present invention provides a method and apparatus for preferentially depositing conductive coatings in holes, trenches or vias to the exclusion or diminution of deposition on field areas on a substrate. The present invention utilizes a high density plasma source, such as an Electron Cyclotron Resonance (ECR) reactor, to generate ions, and utilizes a pulsed DC substrate bias to accurately control ion flux to eliminate crowning or cusping problems associated with deposition on the field of a patterned substrate. The invention provides preferential deposition of a conductive material in a trench, hole or via formed on the substrate.
The pulsed DC bias method uses a pulsed voltage waveform to provide a nearly constant voltage bias to a substrate surface to control the ion flux. The use of a high density plasma source and separate bias power sources applied to the target and the substrate support member (and capacitively coupled to the substrate) enable the target to be sputtered without sticking of the target material deposited on the field areas of the substrate, or with repeated etching of the target material deposited on the field areas. One advantage of this method and apparatus is that the deposition of the film on the field of the substrate can be controlled to prevent the openings of small features patterned on substrates from crowning before the feature has been adequately filled with deposition material.
In one embodiment of the present invention, a uniform barrier layer is formed over the entire surface of the substrate using, for example, conventional chemical vapor deposition or sputtering techniques. The barrier layer is generally a metallic nitride or oxide and is a conductor or semiconductor compared to the preferred deposition material used in vias, interconnects or lines having high aspect ratios. A conducting layer is then preferentially deposited over the barrier layer using the DC pulsed substrate bias techniques of the present invention. Preferential deposition allows the bottom and steep sidewalls of the holes, trenches or vias to be coated without the problems of shadowing caused by crowning or cusping of the film deposited on the field adjacent the feature opening. Deposition of material continues until the feature is completely filled, optimally leaving little or no conductor deposition on the field areas.
The techniques of the present invention are preferably performed with an Electron Cyclotron Resonance (ECR) plasma generator with an inert gas atmosphere at a pressure between 0.1 to 5 milliTorr to preferentially fill the holes, trenches or vias. In this instance, microwave and pulsed DC bias levels, barrier layer material, and metal ionization fraction are adjusted to provide preferential filling of the high aspect ratio features. Brief Description of the Drawings
So that the manner in which the above recited features, advantages and objects of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.
It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments. Figure 1 is a schematic diagram of in section showing a preferred ECR microwave plasma chamber for preferentially filling vias/trenches in a patterned substrate with a conductive material;
Figure 2 is a schematic representation of a preferred pulsed DC waveform for biasing a substrate in the plasma chamber of Figure 1 ; Figures 3A-3F are cross-sectional schematic diagrams showing how a hole or trench in a substrate is preferentially filled with a conductor while field areas remain free of the conductor; and
Figure 4 is a flow diagram of a computer program for controlling the process and apparatus of the present invention.
Description of the Preferred Embodiment
High density plasma (HDP) physical vapor deposition (PND) is a useful tool in coating substrates or wafers of semiconductors used in fabricating microelectronic circuits.
In HDP -PND, an inert gas atmosphere is maintained at a pressure of about 0.1 to about 50 milliTorr in a vacuum chamber having a target and a wafer or substrate to be coated during sputtering of the target. The preferential deposition method of this invention can be performed in any HDP-PVD apparatus such a magnetron sputtering system which uses an inductively coupled plasma source or an electron cyloctron resonance system which uses a microwave plasma source. The ECR system is preferred since it provides higher metal ionization fraction, 50% to 100%, and a lower pressure regime for preferential deposition.
The metal ionization fraction is directly controlled by increased or decreasing microwave energy used in plasma generation.
Figure 1 is a schematic drawing showing an ECR chamber 11 having an exhaust outlet port 28 for exhausting process gases. A substrate support pedestal 20, which supports a substrate 16 during processing in the chamber 11, is disposed at the lower end of the chamber 11. A target 14 which comprises a material to be deposited on the substrate 16 is received at the upper end of the chamber 11. Target 14 is electrically insulated from the wall 13 of chamber 11 to receive a negative bias which assists in forming a plasma of process gases. The support pedestal 20 which may be heated by internal coils or the like (not shown) to increase the processing temperature. An inert gas, such as argon (Ar), is typically used to maintain within the chamber a processing pressure between about 0.1 mT and about 5 mT.
The target 14 is a conductive material which is sputtered to fill trenches/vias in a patterned substrate 16. The conductive material is preferably aluminum or copper, but may be any conductive material useful in the fabrication of integrated circuits. Preferential deposition occurs when the substrate 16 is raised by the support pedestal 20 into a processing region 18. A target adjustment assembly 22 is provided to maintain a fixed distance between the target
14 and the substrate 16 during processing. The processing region 18 is typically water cooled and is surrounded by magnets 25 which create a magnetic field which enables efficient microwave absorption. Microwaves are provided through a waveguide 26 by an external microwave source 27. The waveguide 76 is typically a square tube which channels microwave power to an annular microwave window 17 above the processing region 18. A dark space shield 19 protects the microwave window 17 from particles sputtered from the target 14.
The microwave energy applied to the processing region 18 within the magnetic field causes a plasma (glow discharge) to form in the inert gas disposed between the substrate 16 and the target 14. A high negative potential is applied to the target 14 by a power supply 12 which can be a DC or RF power supply. A pulsed negative potential is further supplied to the substrate holder 20 by pulsed DC power supply 48 which alternately accelerates the deposition flux toward the substrate or discharges positive charges built up on the substrate. The pulsed negative potential accelerates ions which are deposited in the hole, trench, or via, as well as ions which bombard the field of the substrate.
The pulsed DC bias method uses a pulsed voltage waveform to provide a nearly constant voltage bias to a substrate surface that is in contact with a plasma. The constant voltage provides uniform ion acceleration, thereby obtaining uniform ion energy at the substrate surface with a narrow energy distribution. The ion energy at the substrate surface is interrupted briefly when the pulsed DC waveform cycles to a slight positive voltage to remove charges building at the substrate surface. Brief interruption of the ion current to the substrate is sufficient during each cycle because the charge building on the substrate is removed by electron current from the plasma which is typically tens to hundreds of times greater than ion current from the plasma.
Figure 2 shows a preferred DC pulsed bias waveform for preferentially depositing a conductor in holes, trenches, and vias. As shown in Figure 2, a zero net average current is preferably applied to a substrate surface, which is preferred for any capacitively coupled bias. The zero net average current is achieved by using a bias voltage waveform in which the negative pulse 200 comprises most of the cycle and the duration of the positive pulse 202 is a small fraction, 0.1 - 30%, of the total pulse cycle. The pulsed voltage varies between a negative substrate bias -V ranging from -20 V to -200 V and a slightly positive substrate floating potential. The pulse cycle is selected so that the substrate surface will not be significantly charged by the current during a cycle.
The glow discharge plasma formed in processing region 18 between the target 14 and the substrate 16 is separated from the target 14 by a dark space or plasma sheath near the target and a dark space or plasma sheath near the substrate 16. The plasma contains partially ionized positive argon ions, neutral argon atoms, and sputtered target ions. The ionized positive argon ions are attracted to the target and accelerated across the dark space to the target 14 by the high negative potential provided by the power supply 12. When the fast moving ions hit the target 14, lattice cascade reactions occur which eject neutral target atoms toward the substrate holder 20 supporting the substrate 16 to be coated.
The use of a high density plasma (HDP) at pressures between about 0.1 and 5 milliTorr is preferred in the techniques of the present invention. For a given set of sputtering and etching conditions, such as the target/substrate geometry, type of inert gas, target material, and optional barrier layer, an optimum pressure regime can be determined to perform the conductor hole or trench filling techniques to be described. The preferred substrate material in the semiconductor industry is silicon, usually in crystalline form. When depositing metals, particularly aluminum (Al) or copper (Cu), onto a crystalline silicon substrate, it is generally necessary to first deposit a barrier layer over the substrate in order to prevent unwanted metallic "doping" or diffusion of the metal ions or atoms into the substrate lattice. Physical vapor deposition techniques have been used for this purpose and typically metal nitrides or oxides have been used for this barrier layer. A commonly used barrier layer for aluminum is titanium nitride (TiN), tantalum nitride (TaN) or any one of several other barrier layers can be used.
Figure 3 A is a schematic sectional view of a substrate 40 having a hole or trench 42 previously etched in its surface and in which it is desired to preferentially or preferentially fill with a conductor (usually metal) to form a contact point or a low resistance electrical current path in an integrated circuit being fabricated on the substrate 40. According to the techniques of the present invention, the substrate 40 is preferably processed in an appropriate chamber to first deposit a barrier layer 44 over the substrate 40, including the sidewall and bottom of the hole 42, to improve chip performance. The uniformity of PND film layers is improved by controlling the substrate temperature to eliminate hot spots and cold spots, by rotation or other physical motion of the substrate during the deposition process to obtain average deposition rates across the substrate, and by use of higher gas pressures to provide more disperse deposition. The uniformity of the PVD layers is also enhanced by maintaining a substantially constant distance between the substrate and a target as described in United States Patent Application No. 08/092,847, filed July 16, 1993, now issued, which disclosure is incorporated by reference herein. Any and all such techniques may be employed in accordance with the present invention to achieve uniform conformal coating in the steps requiring such for the process of filling holes or trenches with a conductive metal.
Once the barrier layer 44 of desired thickness has been deposited in the hole or trench 42 and on the field area 46 of the substrate 40, the technique of preferential deposition is begun to deposit a metal layer 50 over the hole surfaces of the barrier layer 44. Material deposited on the field area 46 of the substrate 40 has a lower probability of sticking as described below, or is etched away to prevent build-up on the field and around the top of the hole or trench. Figure 3B schematically shows that the pulsed DC power supply 48 is capacitively coupled to the substrate 40 to apply a negative bias to the barrier layer 44 and any metal layer 50 deposited thereon. The negative bias applied to the substrate 40 attracts ions 32 from the plasma which are accelerated across a plasma sheath above the substrate and impinge on the metal layer 50 essentially in a vertical direction. This process reduces the sticking probability of metal ions impinging on the substrate surface and causes etching and re-sputtering of the previously deposited metal layer 50 by action of the impacting ions 32. Neutral metal atoms are etched away from metal layer 50 lying over the field area 46. However, in the hole or trench 42, the vertically impinging ions 32 cause re-sputtering of atoms from the metal layer 50 (such as from point 52), which are primarily preferentially deposited on the walls of the trench or hole 42 (such as at point 54). Accordingly, by preventing the deposition of the metal on the field areas 46, or by etching the deposited metal layer 50 from the field areas 46, the problem of shadowing the hole, which often results in the formation of voids, is eliminated. This allows the hole or trench 42 to become filled with the deposited metal. Optimally, the preferential deposition process stops once the hole, trench, or via is filled. When a conductive barrier layer is used, an appropriate end point to preferential deposition can be determined from a decrease in the sheet resistance of the barrier layer.
Figures 3C and 3D, as well as Figures 3E and 3F, show how the hole or trench 42 can be filled with a metal plug 62 by continued preferential deposition. The sequential layers 50, 58, 60 combine to selectively or preferentially form a metal plug 62 having no voids therein. It will be recognized that the process of hole filling may be a single step or may include any number of cycles between sputtering and etching, with each step having the same of different durations or conditions.
Furthermore, when using high density plasma (HDP) PND, the bias level placed on the substrate by the pulsed DC power source 48, vis-a-vis the negative voltage applied to the target 14, can be tailored to achieve sputtering of metal onto the field 46 and trench 42 while simultaneously removing the metal layer formed on the field 46 by bombardment with ions 32. Using the microwave source, an inductive coil, or antenna to maintain the plasma , the bias levels on the target 14 can be tailored so that sputtering of the target occurs at a faster rate than etching of the field areas 46 on the substrate. Buildup of the metal on the field is acceptable, so long as the net deposition rate on the field is sufficiently small as compared to the deposition rate in the trench, thereby preventing bridging of the metal over the trench before the trench is filled. The process can be implemented using a computer program product 141 that runs on a conventional computer system comprising a central processor unit (CPU) interconnected to a memory system with peripheral control components, such as for example a 68400 microprocessor, commercially available from Synenergy Microsystems, California. The computer program code can be written in any conventional computer readable programming language such as for example 68000 assembly language, C, C++, or Pascal. Suitable program code is entered into a single file, or multiple files, using a conventional text editor, and stored or embodied in a computer usable medium, such as a memory system of the computer. If the entered code text is in a high level language, the code is compiled, and the resultant compiler code is then linked with an object code of precompiled windows library routines. To execute the linked compiled object code, the system user invokes the object code, causing the computer system to load the code in memory, from which the CPU reads and executes the code to perform the tasks identified in the program.
Figure 4 shows an illustrative block diagram of the hierarchical control structure of the computer program 141. A user enters a process set and process chamber number into a process selector subroutine 142. The process sets are predetermined sets of process parameters necessary to carry out specified processes in a specific process chamber, and are identified by predefined set numbers. The process parameters relate to process conditions such as, for example, process gas composition and flow rates, temperature, pressure, plasma conditions such as microwave power levels and magnetic field power levels, cooling gas pressure, and chamber wall temperature.
A process sequencer subroutine 143 comprises program code for accepting the identified process chamber and set of process parameters from the process selector subroutine 142, and for controlling operation of the various process chambers. Multiple users can enter process set numbers and process chamber numbers, or a user can enter multiple process set numbers and process chamber numbers, so the sequencer subroutine 143 operates to schedule the selected processes in the desired sequence. Preferably the sequencer subroutine 143 includes a program code to perform the steps of (i) monitoring the operation of the process chambers to determine if the chambers are being used, (ii) determining what processes are being carried out in the chambers being used, and (iii) executing the desired process based on availability of a process chamber and type of process to be carried out. Conventional methods of monitoring the process chambers can be used, such as polling. When scheduling which process is to be executed, the sequencer subroutine 143 can be designed to take into consideration the present condition of the process chamber being used in comparison with the desired process conditions for a selected process, or the "age" of each particular user entered request, or any other relevant factor a system programmer desires to include for determining scheduling priorities.
Once the sequencer subroutine 143 determines which process chamber and process set combination is going to be executed next, the sequencer subroutine 143 causes execution of the process set by passing the particular process set parameters to chamber manager subroutines 144a-c which control multiple processing tasks in different process chambers according to the process set determined by the sequencer subroutine 143. For example, the chamber manager subroutine 144a comprises program code for controlling PND process operations, within the described process chamber 11. The chamber manager subroutine 144 also controls execution of various chamber component subroutines or program code modules, which control operation of the chamber components necessary to carry out the selected process set. Examples of chamber component subroutines are substrate positioning subroutine 145, process gas control subroutine 146, pressure control subroutine 147, heater control subroutine 148, and plasma control subroutine 149. These different subroutines function as deposition program code means for (a) generating a glow discharge in an inert gas atmosphere in the space between a target and a patterned substrate to be processed;
(b) depositing a conductive material layer on the substrate; (c) applying a pulsed DC negative bias, with respect to the glow discharge plasma, to the substrate to be treated to attract ions from the plasma to the substrate while continuing to deposit the conductive material. Those having ordinary skill in the art would readily recognize that other chamber control subroutines can be included depending on what other processes are desired to be performed in the process chamber 11.
In operation, the chamber manager subroutine 144a selectively schedules or calls the process component subroutines in accordance within the particular process set being executed. The chamber manager subroutine 144a schedules the process component subroutines similarly to how the sequencer subroutine 143 schedules which process chamber 11 and process set is to be executed next. Typically, the chamber manager subroutine 144a includes steps of monitoring the various chamber components, determining which components needs to be operated based on the process parameters for the process set to be executed, and causing execution of a chamber component subroutine responsive to the monitoring and determining steps. Operation of particular chamber component subroutines will now be described. The substrate positioning code or subroutine 145 comprises program code for controlling chamber components that are used to load the substrate 16 onto the substrate support 20, and optionally to lift the substrate to a desired height in the chamber 11 to control the spacing between the substrate and the target 14. When a substrate 16 is loaded into the process chamber 11, the substrate support 20 is lowered to receive the substrate, and thereafter, the support is raised to the desired height in the chamber. The substrate positioning subroutine
145 controls movement of the support 20 in response to the process set parameters related to the support height that are transferred from the chamber manager subroutine 144a.
The process gas control subroutine 146 has program code for controlling process gas composition and flow rates. Generally, the process gases supply lines for each of the process gases, include (i) safety shut-off valves (not shown) that can be used to automatically or manually shut off the flow of process gas into the chamber, and (ii) mass flow controllers (also not shown) that measure the flow of a particular gas through the gas supply lines. When toxic gases are used in the process, the several safety shut-off valves are positioned on each gas supply line in conventional configurations. The process gas control subroutine 146 controls the open/close portion of the safety shut-off valves, and also ramps up/down the mass flow controllers to obtain the desired gas flow rate. The process gas control subroutine
146 is invoked by the chamber manager subroutine 144a, as are all chamber component subroutines, and receives from the chamber manager subroutine process parameters related to the desired gas flow rates. Typically, the process gas control subroutine 146 operates by opening the gas supply lines, and repeatedly (i) reading the necessary mass flow controllers, (ii) comparing the readings to the desired flow rates received from the chamber manager subroutine 144a, and (iii) adjusting the flow rates of the gas supply lines as necessary. Furthermore, the process gas control subroutine 146 includes steps for monitoring the gas flow rates for unsafe rates, and activating the safety shut-off valves when an unsafe condition is detected. The process gas control subroutine 146 comprises hole filling program code for operating the chamber in a selective or preferential hole filling mode. In the preferential hole filling mode, the sputtering gas program code 156 can also be provided to introduce sputtering gas into the PND chamber 11 during performance of the PND process step. As discussed above, the desired process gas flow rates are transferred to the process gas control subroutine 146 as process parameters.
When the pressure control subroutine 147 is invoked, the desired or target pressure level is received as a parameter from the chamber manager subroutine 144a. The pressure control subroutine 147 operates to measure the pressure in the chamber 11 by reading one or more conventional pressure manometers connected to the chamber, compare the measure value(s) to the target pressure, obtain PID (proportional, integral, and differential) values from a stored pressure table corresponding to the target pressure, and adjust the throttle valve according to the PID values obtained from the pressure table. Alternatively, the pressure control subroutine 147 can be written to open or close the throttle valve to a particular opening size to regulate the chamber 40 at the desired pressure.
The heater control subroutine 148 comprises program code for controlling the temperature of the substrate support 20 used to heat the substrate 16. The heater control subroutine 148 includes hole filling program code 158 for operating in a hole filling stage in which the substrate is maintained at a desired temperatures T within the range of temperatures Δ T. Typically, the subroutine 148 is programmed to ramp up the temperature of the support from ambient chamber temperatures to a set point temperature. In this step, the heater control subroutine 148 is invoked by the chamber manager subroutine 144a and receives a ramp rate temperature parameter.
The heater control subroutine 148 measures temperature by measuring voltage output of a thermocouple located in the support, compares the measured temperature to the set point temperature, and increases or decreases current applied to the substrate holder 20 to obtain the desired ramp rate or set point temperature. The temperature is obtained from the measured voltage by looking up the corresponding temperature in a stored conversion table, or by calculating the temperature using a fourth order polynomial. When radiant lamps are used as the heater, the heater control subroutine 148 gradually controls a ramp up/down of current applied to the lamp that increases the life and reliability of the lamp. Additionally, a built-in fail-safe mode can be included to detect process safety compliance, and to shut down operation of the heater if the process chamber 11 is not properly set up.
The plasma control subroutine 149 comprises program code for forming a plasma in the chamber during operation of the chamber. The subroutine 149 sets the microwave power level applied, and optionally sets the level of the magnetic field generated in the chamber, to form the sputtering plasma. Similar to the previously described chamber component subroutines, the plasma control subroutine 149 is invoked by the chamber manager subroutine 144a. The read power levels are compared against target levels, and the current is adjusted to control the plasma. A second plasma control subroutine 149 may be employed to control the pulsed DC power source 48 capacitively coupled to the substrate holder 20 to form a bias thereon. This power source can be used to generate an ion flux sufficient to re-sputter the field of the substrate. Alternatively, the power source may be used simultaneously with the power source 12. This second plasma control subroutine 149 may monitor the electric field potential or resistance at the surface of the barrier layer 44 and determine the end point of the etching process.
Example
The method of the present invention was conducted on a patterned 8 inch silicon wafer plasma chamber which is substantially represented by Figure 1. The chamber was evacuated to a base pressure of 3 x 10"7 Torr and then filled with argon to a process pressure of about 0.85 mTorr to about 1.5 mTorr. A high negative voltage of 800 N was applied to an aluminum target with a target current of 2 Amps. Upper chamber magnets were powered with 230 Amps and lower chamber magnets were powered with 180 Amps. Microwave energy was supplied to the chamber at 4 KW from an external source as described for Figure 1. A pulsed DC bias was capacitively coupled to the substrate as shown in Figure 1 at a maximum voltage of -40 V and a frequency of 30.5 MHz. Deposition/etching was maintained for 40 minutes and aluminum completely filled the vias/trenches in the substrate without voids.
Similar process conditions were also used with RF biasing of the substrate and with DC biasing of the substrate. RF biasing of the substrate provided non-uniform ion acceleration and left substantial voids in the vias/trenches. DC biasing was also ineffective in preventing voids except around the edges of the substrate since DC current was not easily provided to the center of the substrate.
While the foregoing is directed to the preferred embodiment of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims which follow.

Claims

CLAIMS:
1. A method for filling trenches, holes, or vias in a substrate also having a field area with a conductive material comprising the steps of: (a) generating a glow discharge in an inert gas atmosphere between a target and a patterned substrate to be processed; (b) applying a pulsed DC bias to the substrate; and (c) preferentially depositing a conductive material into trenches, holes, or vias.
2. The method of claim 1 wherein the pulsed DC bias has a maximum negative voltage from -20 V to -200 V and a positive voltage cycle which is from 0.1 to 30% of the total cycle..
3. The method of claim 1 wherein a barrier layer is deposited on the patterned substrate prior to applying the pulsed DC bias to the substrate.
4. The method of claim 1 wherein the conductive material comprises aluminum or copper.
5. The method of claim 1 wherein the conductive material is etched from field regions on the substrate.
6. The method of claim 1 wherein the inert gas atmosphere has a pressure from about 0.85 to about 1.5 mTorr.
7. A method for filling trenches, holes, or vias in a substrate surface also having a field area with a conductive material comprising the steps of: (a) depositing a barrier layer on a patterned dielectric layer on a substrate; (b) generating a glow discharge in an inert gas atmosphere at a pressure from about 0.85 to about 1.5 milliTorr between a target and the barrier layer; (c) applying a pulsed DC bias to the substrate at a maximum negative voltage from -20 N to -200 N; and (d) preferentially depositing aluminum or copper within holes, trenches, and vias in the patterned dielectric layer.
8. The method of claim 7 wherein the pulsed DC bias has a positive voltage cycle which is from 0.1 to 30% of the total cycle.
9. The method of claim 7 wherein the glow discharge is generated by microwave power.
10. The method of claim 7 wherein the aluminum or copper is etched from field areas on the substrate.
11. An apparatus for filling trenches, holes, or vias in a substrate also having a field area with a conductive material, comprising: (a) a processing chamber which generates a glow discharge in an inert gas atmosphere between a target and a patterned substrate to be processed; (b) a pulsed DC bias generator capacitively coupled to the substrate; and (c) a system controller programmed to preferentially deposit a conductive material into trenches, holes, or vias in the patterned substrate.
12. The apparatus of claim 11, wherein the pulsed DC bias generator provides a maximum negative voltage from -20 V to -200 V and a positive voltage cycle which is from 0.1 to 30% of the total cycle.
13. The apparatus of claim 11, wherein the system controller is programmed to deposit a barrier layer on the patterned substrate prior to applying pulsed DC bias to the substrate.
14. The apparatus of claim 11, wherein the conductive material comprises aluminum or copper.
15. The apparatus of claim 11, wherein the system controller is programmed to etch conductive material deposited on field regions on the substrate.
16. The apparatus of claim 11, wherein the glow discharge is generated in an inert gas atmosphere having a pressure from about 0.85 to about 1.5 mTorr.
17. An apparatus for filling trenches, holes, or vias in a substrate surface also having a field area with a conductive material, comprising: (a) a processing chamber which generates a glow discharge in an inert gas atmosphere at a pressure from about 0.85 to about 1.5 milliTorr between a target and a patterned substrate to be processed; (b) a pulsed DC bias generator capacitively coupled to the substrate at a maximum negative voltage from -20 V to -200 V; and (c) a system controller programmed to deposit a barrier layer on a patterned dielectric layer on a substrate, and preferentially deposit a conductive material into trenches, holes, or vias in the patterned substrate.
18. The apparatus of claim 17 wherein the pulsed DC bias generator has a positive voltage cycle which is from 0.1 to 30% of the total cycle.
19. The apparatus of claim 17 wherein the glow discharge is generated by microwave power.
20. The apparatus of claim 17 wherein the aluminum or copper is etched from field areas on the substrate.
PCT/US1998/012931 1997-06-23 1998-06-22 Method for bias sputtering WO1998059087A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP98930445A EP0996762A2 (en) 1997-06-23 1998-06-22 Method for bias sputtering
JP50493099A JP4159615B2 (en) 1997-06-23 1998-06-22 Bias sputtering method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/880,467 1997-06-23
US08/880,467 US6051114A (en) 1997-06-23 1997-06-23 Use of pulsed-DC wafer bias for filling vias/trenches with metal in HDP physical vapor deposition

Publications (3)

Publication Number Publication Date
WO1998059087A2 WO1998059087A2 (en) 1998-12-30
WO1998059087A3 WO1998059087A3 (en) 1999-03-18
WO1998059087A9 true WO1998059087A9 (en) 1999-04-29

Family

ID=25376345

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/012931 WO1998059087A2 (en) 1997-06-23 1998-06-22 Method for bias sputtering

Country Status (6)

Country Link
US (1) US6051114A (en)
EP (1) EP0996762A2 (en)
JP (1) JP4159615B2 (en)
KR (1) KR20010014142A (en)
TW (1) TW396512B (en)
WO (1) WO1998059087A2 (en)

Families Citing this family (161)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19621855C2 (en) * 1996-05-31 2003-03-27 Univ Dresden Tech Process for producing metallizations on semiconductor bodies using a pulsed vacuum arc evaporator
US6287977B1 (en) 1998-07-31 2001-09-11 Applied Materials, Inc. Method and apparatus for forming improved metal interconnects
JP2002534807A (en) 1999-01-08 2002-10-15 アプライド マテリアルズ インコーポレイテッド Method for depositing copper seed layer to promote improved feature surface coverage
JP4351755B2 (en) * 1999-03-12 2009-10-28 キヤノンアネルバ株式会社 Thin film forming method and thin film forming apparatus
KR100751740B1 (en) * 1999-11-15 2007-08-24 램 리써치 코포레이션 Materials and gas chemistries for processing systems
US6551471B1 (en) * 1999-11-30 2003-04-22 Canon Kabushiki Kaisha Ionization film-forming method and apparatus
US6344419B1 (en) 1999-12-03 2002-02-05 Applied Materials, Inc. Pulsed-mode RF bias for sidewall coverage improvement
JP4678905B2 (en) * 1999-12-20 2011-04-27 徳芳 佐藤 Plasma processing equipment
CN1158403C (en) * 1999-12-23 2004-07-21 西南交通大学 Process for modifying surface of artificial organ
US6458694B2 (en) * 2000-01-24 2002-10-01 Ebara Corporation High energy sputtering method for forming interconnects
DE10010126C2 (en) * 2000-03-03 2002-10-10 Cobes Gmbh Nachrichten Und Dat Method and device for plasma treatment of the surface of substrates by ion bombardment
JP4334723B2 (en) * 2000-03-21 2009-09-30 新明和工業株式会社 Ion plating film forming apparatus and ion plating film forming method.
US6447655B2 (en) * 2000-05-30 2002-09-10 Alexander D. Lantsman DC plasma power supply for a sputter deposition
US6554979B2 (en) 2000-06-05 2003-04-29 Applied Materials, Inc. Method and apparatus for bias deposition in a modulating electric field
US6632322B1 (en) * 2000-06-30 2003-10-14 Lam Research Corporation Switched uniformity control
US6544895B1 (en) * 2000-08-17 2003-04-08 Micron Technology, Inc. Methods for use of pulsed voltage in a plasma reactor
US6485572B1 (en) * 2000-08-28 2002-11-26 Micron Technology, Inc. Use of pulsed grounding source in a plasma reactor
US6534394B1 (en) * 2000-09-13 2003-03-18 International Business Machines Corporation Process to create robust contacts and interconnects
US6362098B1 (en) * 2001-02-28 2002-03-26 Motorola, Inc. Plasma-enhanced chemical vapor deposition (CVD) method to fill a trench in a semiconductor substrate
US6764940B1 (en) 2001-03-13 2004-07-20 Novellus Systems, Inc. Method for depositing a diffusion barrier for copper interconnect applications
US8043484B1 (en) 2001-03-13 2011-10-25 Novellus Systems, Inc. Methods and apparatus for resputtering process that improves barrier coverage
US7744735B2 (en) * 2001-05-04 2010-06-29 Tokyo Electron Limited Ionized PVD with sequential deposition and etching
US6777045B2 (en) * 2001-06-27 2004-08-17 Applied Materials Inc. Chamber components having textured surfaces and method of manufacture
US7469558B2 (en) * 2001-07-10 2008-12-30 Springworks, Llc As-deposited planar optical waveguides with low scattering loss and methods for their manufacture
US20030048591A1 (en) * 2001-09-10 2003-03-13 Saturn Vac Co., Ltd. Desmearing process/apparatus for pulse-type D.C. plasma
US6746591B2 (en) 2001-10-16 2004-06-08 Applied Materials Inc. ECP gap fill by modulating the voltate on the seed layer to increase copper concentration inside feature
US6750156B2 (en) 2001-10-24 2004-06-15 Applied Materials, Inc. Method and apparatus for forming an anti-reflective coating on a substrate
US7404877B2 (en) * 2001-11-09 2008-07-29 Springworks, Llc Low temperature zirconia based thermal barrier layer by PVD
US6656535B2 (en) 2001-12-21 2003-12-02 Applied Materials, Inc Method of fabricating a coated process chamber component
US7378356B2 (en) * 2002-03-16 2008-05-27 Springworks, Llc Biased pulse DC reactive sputtering of oxide films
US20030175142A1 (en) * 2002-03-16 2003-09-18 Vassiliki Milonopoulou Rare-earth pre-alloyed PVD targets for dielectric planar applications
US6884327B2 (en) 2002-03-16 2005-04-26 Tao Pan Mode size converter for a planar waveguide
US7026009B2 (en) * 2002-03-27 2006-04-11 Applied Materials, Inc. Evaluation of chamber components having textured coatings
US7041200B2 (en) * 2002-04-19 2006-05-09 Applied Materials, Inc. Reducing particle generation during sputter deposition
US7901545B2 (en) * 2004-03-26 2011-03-08 Tokyo Electron Limited Ionized physical vapor deposition (iPVD) process
US8431264B2 (en) 2002-08-09 2013-04-30 Infinite Power Solutions, Inc. Hybrid thin-film battery
US8236443B2 (en) 2002-08-09 2012-08-07 Infinite Power Solutions, Inc. Metal film encapsulation
US8394522B2 (en) 2002-08-09 2013-03-12 Infinite Power Solutions, Inc. Robust metal film encapsulation
US8445130B2 (en) 2002-08-09 2013-05-21 Infinite Power Solutions, Inc. Hybrid thin-film battery
US8021778B2 (en) 2002-08-09 2011-09-20 Infinite Power Solutions, Inc. Electrochemical apparatus with barrier layer protected substrate
US20070264564A1 (en) 2006-03-16 2007-11-15 Infinite Power Solutions, Inc. Thin film battery on an integrated circuit or circuit board and method thereof
US9793523B2 (en) 2002-08-09 2017-10-17 Sapurast Research Llc Electrochemical apparatus with barrier layer protected substrate
US8404376B2 (en) 2002-08-09 2013-03-26 Infinite Power Solutions, Inc. Metal film encapsulation
WO2004021532A1 (en) * 2002-08-27 2004-03-11 Symmorphix, Inc. Optically coupling into highly uniform waveguides
US7964085B1 (en) 2002-11-25 2011-06-21 Applied Materials, Inc. Electrochemical removal of tantalum-containing materials
US6902628B2 (en) * 2002-11-25 2005-06-07 Applied Materials, Inc. Method of cleaning a coated process chamber component
NL1022155C2 (en) * 2002-12-12 2004-06-22 Otb Group Bv Method and device for treating a surface of at least one substrate.
US20040112735A1 (en) * 2002-12-17 2004-06-17 Applied Materials, Inc. Pulsed magnetron for sputter deposition
CN1756856B (en) 2003-02-27 2011-10-12 希莫菲克斯公司 Dielectric barrier layer films
US8298933B2 (en) 2003-04-11 2012-10-30 Novellus Systems, Inc. Conformal films on semiconductor substrates
US7842605B1 (en) 2003-04-11 2010-11-30 Novellus Systems, Inc. Atomic layer profiling of diffusion barrier and metal seed layers
US20060105182A1 (en) * 2004-11-16 2006-05-18 Applied Materials, Inc. Erosion resistant textured chamber surface
US8728285B2 (en) 2003-05-23 2014-05-20 Demaray, Llc Transparent conductive oxides
US7238628B2 (en) * 2003-05-23 2007-07-03 Symmorphix, Inc. Energy conversion and storage films and devices by physical vapor deposition of titanium and titanium oxides and sub-oxides
US7910218B2 (en) * 2003-10-22 2011-03-22 Applied Materials, Inc. Cleaning and refurbishing chamber components having metal coatings
US20050103620A1 (en) * 2003-11-19 2005-05-19 Zond, Inc. Plasma source with segmented magnetron cathode
US9771648B2 (en) * 2004-08-13 2017-09-26 Zond, Inc. Method of ionized physical vapor deposition sputter coating high aspect-ratio structures
US7892406B2 (en) * 2005-03-28 2011-02-22 Tokyo Electron Limited Ionized physical vapor deposition (iPVD) process
US7700474B2 (en) * 2006-04-07 2010-04-20 Tokyo Electron Limited Barrier deposition using ionized physical vapor deposition (iPVD)
US20090321247A1 (en) * 2004-03-05 2009-12-31 Tokyo Electron Limited IONIZED PHYSICAL VAPOR DEPOSITION (iPVD) PROCESS
US20050238807A1 (en) * 2004-04-27 2005-10-27 Applied Materials, Inc. Refurbishment of a coated chamber component
EP1803142A1 (en) * 2004-09-24 2007-07-04 Zond, Inc. Apparatus for generating high-current electrical discharges
US7399943B2 (en) * 2004-10-05 2008-07-15 Applied Materials, Inc. Apparatus for metal plasma vapor deposition and re-sputter with source and bias power frequencies applied through the workpiece
US7214619B2 (en) * 2004-10-05 2007-05-08 Applied Materials, Inc. Method for forming a barrier layer in an integrated circuit in a plasma with source and bias power frequencies applied through the workpiece
US7268076B2 (en) * 2004-10-05 2007-09-11 Applied Materials, Inc. Apparatus and method for metal plasma vapor deposition and re-sputter with source and bias power frequencies applied through the workpiece
JP2006148075A (en) * 2004-10-19 2006-06-08 Tokyo Electron Ltd Method of depositing film and device for plasma-deposing film
JP2006148074A (en) * 2004-10-19 2006-06-08 Tokyo Electron Ltd Method of depositing film and equipment for plasma-deposing film
US7670436B2 (en) 2004-11-03 2010-03-02 Applied Materials, Inc. Support ring assembly
US7579067B2 (en) * 2004-11-24 2009-08-25 Applied Materials, Inc. Process chamber component with layered coating and method
US7959769B2 (en) 2004-12-08 2011-06-14 Infinite Power Solutions, Inc. Deposition of LiCoO2
JP5095412B2 (en) 2004-12-08 2012-12-12 シモーフィックス,インコーポレーテッド LiCoO2 deposition
US7244344B2 (en) * 2005-02-03 2007-07-17 Applied Materials, Inc. Physical vapor deposition plasma reactor with VHF source power applied through the workpiece
US7846579B2 (en) * 2005-03-25 2010-12-07 Victor Krasnov Thin film battery with protective packaging
US8679674B2 (en) * 2005-03-25 2014-03-25 Front Edge Technology, Inc. Battery with protective packaging
US8617672B2 (en) 2005-07-13 2013-12-31 Applied Materials, Inc. Localized surface annealing of components for substrate processing chambers
US7758982B2 (en) * 2005-09-02 2010-07-20 Hitachi Global Storage Technologies Netherlands B.V. SiN overcoat for perpendicular magnetic recording media
US7838133B2 (en) * 2005-09-02 2010-11-23 Springworks, Llc Deposition of perovskite and other compound ceramic films for dielectric applications
US7762114B2 (en) * 2005-09-09 2010-07-27 Applied Materials, Inc. Flow-formed chamber component having a textured surface
US9127362B2 (en) 2005-10-31 2015-09-08 Applied Materials, Inc. Process kit and target for substrate processing chamber
US8790499B2 (en) * 2005-11-25 2014-07-29 Applied Materials, Inc. Process kit components for titanium sputtering chamber
JP4967354B2 (en) * 2006-01-31 2012-07-04 東京エレクトロン株式会社 Seed film formation method, plasma film formation apparatus, and storage medium
JP5023505B2 (en) * 2006-02-09 2012-09-12 東京エレクトロン株式会社 Film forming method, plasma film forming apparatus, and storage medium
US20070283884A1 (en) * 2006-05-30 2007-12-13 Applied Materials, Inc. Ring assembly for substrate processing chamber
US7560371B2 (en) * 2006-08-29 2009-07-14 Micron Technology, Inc. Methods for selectively filling apertures in a substrate to form conductive vias with a liquid using a vacuum
US8192576B2 (en) * 2006-09-20 2012-06-05 Lam Research Corporation Methods of and apparatus for measuring and controlling wafer potential in pulsed RF bias processing
CN101523571A (en) 2006-09-29 2009-09-02 无穷动力解决方案股份有限公司 Masking of and material constraint for depositing battery layers on flexible substrates
US20080092806A1 (en) * 2006-10-19 2008-04-24 Applied Materials, Inc. Removing residues from substrate processing components
US8197781B2 (en) 2006-11-07 2012-06-12 Infinite Power Solutions, Inc. Sputtering target of Li3PO4 and method for producing same
US7510634B1 (en) 2006-11-10 2009-03-31 Novellus Systems, Inc. Apparatus and methods for deposition and/or etch selectivity
US7981262B2 (en) 2007-01-29 2011-07-19 Applied Materials, Inc. Process kit for substrate processing chamber
US7682966B1 (en) 2007-02-01 2010-03-23 Novellus Systems, Inc. Multistep method of depositing metal seed layers
US20080196661A1 (en) * 2007-02-20 2008-08-21 Brian West Plasma sprayed deposition ring isolator
US7862627B2 (en) * 2007-04-27 2011-01-04 Front Edge Technology, Inc. Thin film battery substrate cutting and fabrication process
US7942969B2 (en) 2007-05-30 2011-05-17 Applied Materials, Inc. Substrate cleaning chamber and components
US8628645B2 (en) * 2007-09-04 2014-01-14 Front Edge Technology, Inc. Manufacturing method for thin film battery
US9039871B2 (en) 2007-11-16 2015-05-26 Advanced Energy Industries, Inc. Methods and apparatus for applying periodic voltage using direct current
US8133359B2 (en) 2007-11-16 2012-03-13 Advanced Energy Industries, Inc. Methods and apparatus for sputtering deposition using direct current
US20090139962A1 (en) * 2007-11-29 2009-06-04 Edward Aiguo Wang Methods and systems for controlling accumulation of electrical charge during semiconductor etching processes
US8268488B2 (en) 2007-12-21 2012-09-18 Infinite Power Solutions, Inc. Thin film electrolyte for thin film batteries
EP2225406A4 (en) 2007-12-21 2012-12-05 Infinite Power Solutions Inc Method for sputter targets for electrolyte films
EP2229706B1 (en) 2008-01-11 2014-12-24 Infinite Power Solutions, Inc. Thin film encapsulation for thin film batteries and other devices
EP2266183B1 (en) 2008-04-02 2018-12-12 Sapurast Research LLC Passive over/under voltage control and protection for energy storage devices associated with energy harvesting
US8906523B2 (en) 2008-08-11 2014-12-09 Infinite Power Solutions, Inc. Energy device with integral collector surface for electromagnetic energy harvesting and method thereof
CN102150185B (en) 2008-09-12 2014-05-28 无穷动力解决方案股份有限公司 Energy device with integral conductive surface for data communication via electromagnetic energy and method thereof
WO2010042594A1 (en) 2008-10-08 2010-04-15 Infinite Power Solutions, Inc. Environmentally-powered wireless sensor module
JP5442286B2 (en) * 2009-03-25 2014-03-12 トーヨーエイテック株式会社 Magnetron sputtering apparatus and electronic component manufacturing method
US9767988B2 (en) 2010-08-29 2017-09-19 Advanced Energy Industries, Inc. Method of controlling the switched mode ion energy distribution system
US9435029B2 (en) 2010-08-29 2016-09-06 Advanced Energy Industries, Inc. Wafer chucking system for advanced plasma ion energy processing systems
US9287086B2 (en) 2010-04-26 2016-03-15 Advanced Energy Industries, Inc. System, method and apparatus for controlling ion energy distribution
US11615941B2 (en) 2009-05-01 2023-03-28 Advanced Energy Industries, Inc. System, method, and apparatus for controlling ion energy distribution in plasma processing systems
US9287092B2 (en) * 2009-05-01 2016-03-15 Advanced Energy Industries, Inc. Method and apparatus for controlling ion energy distribution
US20100291431A1 (en) * 2009-05-13 2010-11-18 Front Edge Technology, Inc. Thin film battery with protective packaging
US8502494B2 (en) * 2009-08-28 2013-08-06 Front Edge Technology, Inc. Battery charging apparatus and method
EP2474056B1 (en) 2009-09-01 2016-05-04 Sapurast Research LLC Printed circuit board with integrated thin film battery
US9309594B2 (en) 2010-04-26 2016-04-12 Advanced Energy Industries, Inc. System, method and apparatus for controlling ion energy distribution of a projected plasma
CN102947976B (en) 2010-06-07 2018-03-16 萨普拉斯特研究有限责任公司 Chargeable, highdensity electrochemical apparatus
US9362089B2 (en) 2010-08-29 2016-06-07 Advanced Energy Industries, Inc. Method of controlling the switched mode ion energy distribution system
US8865340B2 (en) 2011-10-20 2014-10-21 Front Edge Technology Inc. Thin film battery packaging formed by localized heating
US9887429B2 (en) 2011-12-21 2018-02-06 Front Edge Technology Inc. Laminated lithium battery
US8864954B2 (en) 2011-12-23 2014-10-21 Front Edge Technology Inc. Sputtering lithium-containing material with multiple targets
US9257695B2 (en) 2012-03-29 2016-02-09 Front Edge Technology, Inc. Localized heat treatment of battery component films
US9077000B2 (en) 2012-03-29 2015-07-07 Front Edge Technology, Inc. Thin film battery and localized heat treatment
US9685297B2 (en) 2012-08-28 2017-06-20 Advanced Energy Industries, Inc. Systems and methods for monitoring faults, anomalies, and other characteristics of a switched mode ion energy distribution system
JP6377060B2 (en) 2012-08-28 2018-08-22 アドバンスト・エナジー・インダストリーズ・インコーポレイテッドAdvanced Energy Industries, Inc. Wide dynamic range ion energy bias control, fast ion energy switching, ion energy control and pulse bias supply, and virtual front panel
US9210790B2 (en) 2012-08-28 2015-12-08 Advanced Energy Industries, Inc. Systems and methods for calibrating a switched mode ion energy distribution system
US9159964B2 (en) 2012-09-25 2015-10-13 Front Edge Technology, Inc. Solid state battery having mismatched battery cells
US8753724B2 (en) 2012-09-26 2014-06-17 Front Edge Technology Inc. Plasma deposition on a partially formed battery through a mesh screen
US9356320B2 (en) 2012-10-15 2016-05-31 Front Edge Technology Inc. Lithium battery having low leakage anode
US9892931B2 (en) * 2013-10-14 2018-02-13 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor manufacturing apparatus and method thereof
TWI546858B (en) * 2014-04-17 2016-08-21 紫焰科技股份有限公司 Noncontact physical etching system and method thereof
KR102222902B1 (en) 2014-05-12 2021-03-05 삼성전자주식회사 Plasma apparatus and method of fabricating semiconductor device using the same
US10008739B2 (en) 2015-02-23 2018-06-26 Front Edge Technology, Inc. Solid-state lithium battery with electrolyte
US10927449B2 (en) 2017-01-25 2021-02-23 Applied Materials, Inc. Extension of PVD chamber with multiple reaction gases, high bias power, and high power impulse source for deposition, implantation, and treatment
US10714372B2 (en) 2017-09-20 2020-07-14 Applied Materials, Inc. System for coupling a voltage to portions of a substrate
US10763150B2 (en) 2017-09-20 2020-09-01 Applied Materials, Inc. System for coupling a voltage to spatially segmented portions of the wafer with variable voltage
US10904996B2 (en) 2017-09-20 2021-01-26 Applied Materials, Inc. Substrate support with electrically floating power supply
US10510575B2 (en) 2017-09-20 2019-12-17 Applied Materials, Inc. Substrate support with multiple embedded electrodes
US10811296B2 (en) 2017-09-20 2020-10-20 Applied Materials, Inc. Substrate support with dual embedded electrodes
EP3711081A4 (en) 2017-11-17 2021-09-29 AES Global Holdings, Pte. Ltd. Spatial and temporal control of ion bias voltage for plasma processing
TWI804836B (en) 2017-11-17 2023-06-11 新加坡商Aes 全球公司 Method and system for plasma processing and relevant non-transitory computer-readable medium
CN111788654B (en) 2017-11-17 2023-04-14 先进工程解决方案全球控股私人有限公司 Improved application of modulated power supply in plasma processing system
US10957886B2 (en) 2018-03-14 2021-03-23 Front Edge Technology, Inc. Battery having multilayer protective casing
US10555412B2 (en) 2018-05-10 2020-02-04 Applied Materials, Inc. Method of controlling ion energy distribution using a pulse generator with a current-return output stage
US11476145B2 (en) 2018-11-20 2022-10-18 Applied Materials, Inc. Automatic ESC bias compensation when using pulsed DC bias
CN113169026A (en) 2019-01-22 2021-07-23 应用材料公司 Feedback loop for controlling pulsed voltage waveform
US11508554B2 (en) 2019-01-24 2022-11-22 Applied Materials, Inc. High voltage filter assembly
JP2022541004A (en) 2019-07-12 2022-09-21 エーイーエス グローバル ホールディングス, プライベート リミテッド Bias supply device with single controlled switch
US11043387B2 (en) 2019-10-30 2021-06-22 Applied Materials, Inc. Methods and apparatus for processing a substrate
DE102020201829A1 (en) * 2020-02-13 2021-08-19 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung eingetragener Verein Device and method for producing layers with improved uniformity in coating systems with horizontally rotating substrate guides with additional plasma sources
US11848176B2 (en) 2020-07-31 2023-12-19 Applied Materials, Inc. Plasma processing using pulsed-voltage and radio-frequency power
US11798790B2 (en) 2020-11-16 2023-10-24 Applied Materials, Inc. Apparatus and methods for controlling ion energy distribution
US11901157B2 (en) 2020-11-16 2024-02-13 Applied Materials, Inc. Apparatus and methods for controlling ion energy distribution
US11495470B1 (en) 2021-04-16 2022-11-08 Applied Materials, Inc. Method of enhancing etching selectivity using a pulsed plasma
US11791138B2 (en) 2021-05-12 2023-10-17 Applied Materials, Inc. Automatic electrostatic chuck bias compensation during plasma processing
US11948780B2 (en) 2021-05-12 2024-04-02 Applied Materials, Inc. Automatic electrostatic chuck bias compensation during plasma processing
US11810760B2 (en) 2021-06-16 2023-11-07 Applied Materials, Inc. Apparatus and method of ion current compensation
US11569066B2 (en) 2021-06-23 2023-01-31 Applied Materials, Inc. Pulsed voltage source for plasma processing applications
US11476090B1 (en) 2021-08-24 2022-10-18 Applied Materials, Inc. Voltage pulse time-domain multiplexing
US11694876B2 (en) 2021-12-08 2023-07-04 Applied Materials, Inc. Apparatus and method for delivering a plurality of waveform signals during plasma processing
US11942309B2 (en) 2022-01-26 2024-03-26 Advanced Energy Industries, Inc. Bias supply with resonant switching
US11670487B1 (en) 2022-01-26 2023-06-06 Advanced Energy Industries, Inc. Bias supply control and data processing

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4756810A (en) * 1986-12-04 1988-07-12 Machine Technology, Inc. Deposition and planarizing methods and apparatus
JP2602276B2 (en) * 1987-06-30 1997-04-23 株式会社日立製作所 Sputtering method and apparatus
US4963239A (en) * 1988-01-29 1990-10-16 Hitachi, Ltd. Sputtering process and an apparatus for carrying out the same
US5126028A (en) * 1989-04-17 1992-06-30 Materials Research Corporation Sputter coating process control method and apparatus
DE9109503U1 (en) * 1991-07-31 1991-10-17 Magtron Magneto Elektronische Geraete Gmbh, 7583 Ottersweier, De
US5302266A (en) * 1992-03-20 1994-04-12 International Business Machines Corporation Method and apparatus for filing high aspect patterns with metal
US5346600A (en) * 1992-08-14 1994-09-13 Hughes Aircraft Company Plasma-enhanced magnetron-sputtered deposition of materials
US5639357A (en) * 1994-05-12 1997-06-17 Applied Materials Synchronous modulation bias sputter method and apparatus for complete planarization of metal films
US5770023A (en) * 1996-02-12 1998-06-23 Eni A Division Of Astec America, Inc. Etch process employing asymmetric bipolar pulsed DC

Also Published As

Publication number Publication date
KR20010014142A (en) 2001-02-26
US6051114A (en) 2000-04-18
TW396512B (en) 2000-07-01
WO1998059087A2 (en) 1998-12-30
JP2002510364A (en) 2002-04-02
JP4159615B2 (en) 2008-10-01
WO1998059087A3 (en) 1999-03-18
EP0996762A2 (en) 2000-05-03

Similar Documents

Publication Publication Date Title
US6051114A (en) Use of pulsed-DC wafer bias for filling vias/trenches with metal in HDP physical vapor deposition
US8449731B1 (en) Method and apparatus for increasing local plasma density in magnetically confined plasma
US7510634B1 (en) Apparatus and methods for deposition and/or etch selectivity
US5976327A (en) Step coverage and overhang improvement by pedestal bias voltage modulation
KR101164829B1 (en) Methods and apparatus for tuning a set of plasma processing steps
US7588667B2 (en) Depositing rhuthenium films using ionized physical vapor deposition (IPVD)
EP0179665B1 (en) Apparatus and method for magnetron-enhanced plasma-assisted chemical vapor deposition
US7048837B2 (en) End point detection for sputtering and resputtering
US20030013297A1 (en) Reliability barrier integration for Cu application
KR102311575B1 (en) Workpiece processing method
KR20200053623A (en) High Energy ALE (ATOMIC LAYER ETCHING)
TW201243924A (en) Substrate cleaning chamber and cleaning and conditioning methods
EP0848421A2 (en) Selective physical vapor deposition conductor fill in IC structures
EP1096036A1 (en) Heavy gas plasma sputtering
KR100543289B1 (en) Metal film production apparatus and metal film production method
TW200824041A (en) Method and apparatus of forming film, and recording medium
KR980011939A (en) Aluminum hole filling method using ionized metal adhesive layer
US6458251B1 (en) Pressure modulation method to obtain improved step coverage of seed layer
US6569751B1 (en) Low via resistance system
US20040140196A1 (en) Shaping features in sputter deposition
US20140127912A1 (en) Plasma process etch-to-deposition ratio modulation via ground surface design
KR101776848B1 (en) Atomic layer etching apparatus and atomic layer etching process using the apparatus
WO2002018653A2 (en) Method for depositing nitride layers
Rossnagel Plasma Sputter Deposition Systems: Plasma Generation, Basic Physics and Characterization

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: C2

Designated state(s): JP KR SG

AL Designated countries for regional patents

Kind code of ref document: C2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

COP Corrected version of pamphlet

Free format text: PAGE 1, DESCRIPTION, REPLACED BY A NEW PAGE 1; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

WWE Wipo information: entry into national phase

Ref document number: 1019997012203

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 1998930445

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1998930445

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019997012203

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 1998930445

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1019997012203

Country of ref document: KR