WO1999053539A1 - Silicon-germanium etch stop layer system - Google Patents
Silicon-germanium etch stop layer system Download PDFInfo
- Publication number
- WO1999053539A1 WO1999053539A1 PCT/US1999/007849 US9907849W WO9953539A1 WO 1999053539 A1 WO1999053539 A1 WO 1999053539A1 US 9907849 W US9907849 W US 9907849W WO 9953539 A1 WO9953539 A1 WO 9953539A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- etch
- stop
- silicon
- germanium
- layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/0251—Graded layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30608—Anisotropic liquid etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S117/00—Single-crystal, oriented-crystal, and epitaxy growth processes; non-coating apparatus therefor
- Y10S117/915—Separating from substrate
Definitions
- MEMS Microelectromechanical systems
- MEMS form the bridge between conventional microelectronics and the physical world. They serve the entire spectrum of possible applications. MEMS include such varied devices as sensors, actuators, chemical reactors, drug delivery systems, turbines, and display technologies.
- a physical structure a membrane, cantilever beam, bridge, arm, channel, or grating
- MEMS are of about the same size scale and, ideally, fully integrated with associated microelectronics, naturally they should capitalize on the same
- a wide array of micromachined silicon devices are fabricated using a high boron concentration "etch-stop" layer in combination with anisotropic wet etchants such as ethylenediamine and pyrocatechol aqueous solution (EDP), potassium hydroxide aqueous solution (KOH), or hydrazine (N2H2).
- Etch selectivity is defined as the preferential etching of one
- etch-stop requirements differ somewhat from those of micromachining, e.g., physical dimensions and defects, but the fundamentals are the same. Hence, learning and development in one area of application can and should be leveraged in the other. In particular, advances in relaxed SiGe alloys as substrates for high speed electronics suggests that a bond-and-etch scheme for creating SiGe-on-insulator would be a desirable process for creating high speed and wireless communications systems.
- the invention provides a SiGe monocrystalline etch-stop material system on a
- the etch-stop material system can vary in exact composition
- etch-stop material is used for micromachining by aqueous anisotropic etchants of silicon such as potassium hydroxide, sodium hydroxide, lithium hydroxide, ethylenediamine/ pyrocatechol pyrazine (EDP), TMAH, and hydrazine.
- a cantilever can be made of this etch-stop material system, then released from its substrate and surrounding material, i.e., "micromachined", by exposure to one of these etchants.
- These solutions generally etch any silicon containing less than 7xl0 19 cm " ' of boron or undoped Si ⁇ .
- Alloying silicon with moderate concentrations of germanium leads to excellent etch selectivities, i.e., differences in etch rate versus pure undoped silicon. This is attributed to the change in energy band structure by the addition of germanium. Furthermore, the nondegenerate doping in the Si ⁇ . x Ge ⁇ alloy should not affect the etch-stop behavior.
- the etch-stop of the invention includes the use of a graded-composition buffer between the silicon substrate and the SiGe etch-stop material.
- the buffer has a linearly- changing composition with respect to thickness, from pure silicon at the substrate/ buffer interface to a composition of germanium, and dopant if also present, at the buffer/ etch-stop interface which can still be etched at an appreciable rate.
- germanium and concentration there is a strategic jump in germanium and concentration from the buffer side of the interface to the etch-stop material, such that the etch- stop layer is considerably more resistant to the etchant.
- a monocrystalline etch-stop layer system for use on a monocrystalline silicon substrate, the system comprising a
- the buffer layer is graded up to approximately Si 0 . 8 Geo. 2 and a uniform etch-stop layer of
- a method of fabricating a monocrystalline etch-stop layer on a silicon substrate comprising depositing a graded buffer layer
- the buffer layer is graded up to approximately Sio .8 Geo .2 on the silicon substrate; and the uniform etch-stop layer of Sio. 7 Ge 03 is deposited on the graded buffer layer.
- an integrated device comprising providing a silicon substrate; depositing a graded buffer layer of Si ⁇ . x Ge ⁇ on the silicon substrate; depositing a uniform etch-stop layer of Sii.yGey on the graded buffer layer; etching portions of the silicon substrate and the graded buffer layer in order to release the etch-stop layer; and processing the released etch-stop layer.
- FIGs. 1A-1D are functional block diagrams of exemplary epitaxial SiGe etch stop structures configured on a silicon substrate in accordance with the invention
- FIG. 2 is a cross-sectional TEM micrograph of the structure of FIG. IB;
- FIG. 3 is a cross-sectional TEM micrograph of the structure of FIG. 1C;
- FIG. 4 is graph of dopant concentrations of the structure of FIG. 1A;
- FIG. 5 is a graph of dopant concentrations of the structure of FIG. ID;
- FIG. 6 A is a graph showing the cylindrical etch results of the structure of FIG. 1 A;
- FIG. 6B is graph showing a magnification of the left side of FIG. 6 A;
- FIG. 7 is a graph showing the cylindrical etch results of the structure of FIG. ID;
- FIG. 8 is a graph showing the etch rates for ⁇ 100> intrinsic silicon in 34% KOH at 60°C normalized by 18.29 ⁇ /hr of the structures of FIGs. 1A-1D;
- FIG. 9 is a photograph of a top view of a micromachined proof mass.
- FIG. 10 is a block diagram of a process for fabricating an SiGe-on-insulator structure. DETAILED DESCRIPTION OF THE INVENTION
- Dislocation loops are heterogeneously nucleated at the film surface or film edges and grow larger, gliding towards the substrate-film interface.
- the two ends now called “threading” dislocations because they traverse the thickness of the film
- the misfit dislocations accommodate the lattice-mismatch stress, relieving the horizontal and vertical strains and restoring the in-plane and perpendicular lattice constants to the equilibrium value, i.e., "relaxing" the material.
- a mesh of orthogonal ⁇ 110> misfit dislocations is the most likely configuration because of the ⁇ 111 ⁇ 110> easy slip system for these crystal structures at elevated temperatures, such as those involved in diffusion and most CVD processes.
- this etch-stop process is dynamic, i.e., it is a continuous competition of silicon dissolution and formation/ dissolution of the oxide-like layer, whose net result is a nonzero etch rate.
- Germanium is appealing as an etch-resistant additive because it is isoelectronic to, and perfectly miscible in, silicon and diffuses much less readily than dopants and impurities in silicon. Furthermore, the epitaxy of silicon-germanium alloys is selective with respect to silicon oxide, facilitating patterning and structuring, and even affords higher carrier mobilities to electronics monolithically integrated with MEMS.
- HNO3, HNO2, HF, H 2 SO4, H2SO2,CH3COOH, H2O2, and H2O various combinations of HNO3, HNO2, HF, H 2 SO4, H2SO2,CH3COOH, H2O2, and H2O.
- compositions selectively etch germanium or silicon-germanium alloys over silicon, because of differences in the relative oxidation or oxide dissolution rates, but
- the anemic etch rate is a grave disadvantage because many MEMS structures can be fairly large compared to typical VLSI dimensions. Moreover, MEMS structures subjected to strain- selective etchants would have to be thinner than the critical thickness. However, as a pseudomo ⁇ hic structure is released and its strain relieved, the selectivity would deteriorate.
- a sacrificial strained etch-stop layer could be used, imposing additional process steps and design constraints, but would at least provide advantages over current oxide/ nitride sacrificial layers: monocrystallinity can continue above the layer and silicon-germanium's growth selectivity with respect to oxide adds design/ patterning freedom.
- the invention provides a SiGe monocrystalline etch-stop material system on a monocrystalline silicon substrate.
- the etch-stop material system can vary in exact composition
- x Ge ⁇ alloy with x generally between 0.2 and 0.5. Across its thickness, the etch-stop material itself is uniform in composition.
- the etch stop is used for rmcromachining by aqueous anisotropic etchants of silicon such as potassium hydroxide, sodium hydroxide, lithium hydroxide, ethylenediamine/ pyrocatechol/ pyrazine (EDP), TMAH, and hydrazine.
- a cantilever can be made of this etch-stop material system, then released from its substrate and surrounding material, i.e., "micromachined", by exposure to one of these etchants.
- These solutions generally etch any silicon containing less than 7xl0 19 cm '3 of boron or undoped Si ⁇ .
- the etch-stop of the invention includes the use of a graded-composition buffer between
- the buffer has a linearly- changing composition with respect to thickness, from pure silicon at the substrate/ buffer interface to a composition of germanium, and dopant if also present, at the buffer/ etch-stop interface which can still be etched at an appreciable rate.
- germanium and concentration there is a strategic jump in germanium and concentration from the buffer side of the interface to the etch-stop material, such that the etch- stop layer is considerably more resistant to the etchant.
- the buffer could grade up to Sio.g5Geo.15, then jump to a uniform etch-stop layer of Si 0 . 7 Geo. 3 .
- the composition gradient in the buffer is 5-10% Ge/micron, and the jump in Ge concentration is 5-15 relative atomic percent Ge.
- the buffer and etch-stop materials are deposited epitaxially on a standard silicon substrate, such as by chemical vapor deposition (CVD) or molecular beam epitaxy (MBE). Note in the above example that the germanium concentration leads to etch stop behavior, and therefore doping concentrations in the etch stop can be varied independently, without affecting etch selectivity.
- the Sii-xG ⁇ x etch-stop material system which can be substituted for heavily boron- diffused layers, broadens the spectrum of available etch-stop materials, including undoped (isoelectronic) materials, thus improving the design flexibility for micromachined structures. For example, standard micromachining processes limit the dimensions of silicon sensor structures to a
- epitaxy of Si ⁇ . x Ge ⁇ alloys is selective with respective to silicon oxide, which facilitates patterning and structuring.
- defects do not seem to affect the etch-stop
- the order of 1 ⁇ m was deposited with SiH4 while the reactor was brought to process temperature.
- KOH and EDP were used in the etching.
- KOH is a commonly studied etchant , the simplest and easiest to consider, and relatively easy and safe to use. Although details of absolute etch rate differ, various anisotropic silicon etchants have behaved consistently. Seidel et al.'s
- FIG. 1 A is a
- the structure includes a plurality of relaxed graded layers 104 that vary from Sio.9 8 Geo.o 2 , 5xl0 20 cm “3 B at the substrate surface, to the top surface layer of Sio. 7 Geo. 2 6, 10 18 cm “3 P. The thickness of each layer are provided in ⁇ m.
- FIG. IB is a functional block diagram of an epitaxial SiGe etch stop structure 110
- the structure includes a plurality of relaxed graded layers 114 that vary from Sio.99Geo.01 at the substrate surface, to the top surface layer of FIG. 1C is a functional block diagram of an epitaxial SiGe etch stop structure 120 (WU_4) configured on a silicon substrate 122.
- the structure includes a relaxed graded layer 124
- FIG. ID is a functional block diagram of an epitaxial SiGe etch stop structure 130 (WU_4) configured on a silicon substrate 132.
- the structure includes a plurality of relaxed graded layers 134 that vary from Sio.97Geo.03, 3xl0 15 cm '3 B at the substrate surface, to the top surface layer of Si 0 .66Geo. 34 , 4xl0 16 cm "3 B.
- compositional grading is known to considerably relax the superficial epitaxial layer
- the grading technique permits one to use the intrinsic etch-stop properties of Sii- x Ge ⁇ solid solutions.
- FIG. 2 is a cross-sectional TEM micrograph of structure 110 (WU_3). The top surface is in the upper right direction. The parallel lines (misfit dislocations) define the graded buffer. No threading dislocations can be found, which confirms high crystalline quality. The blurred vertical bands are "bend contours", an artifact of TEM, not threading dislocations.
- FIG. 3 is a cross-sectional TEM micrograph of structure 120 (WU_4). The top surface is to the right. In contrast to FIG. 2, this film is saturated with threading dislocations, which confirms poor crystalline quality. The misfit dislocations in all four of these samples are buried under such a thick overlayer that they cannot possibly affect etching from the top surface.
- Dopant concentrations of structures 100 (WU_2) and 130 (UHV_17) are shown in the graphs of FIGs. 4 and 5 respectively.
- the dopant concentrations were calculated from the mobilities of pure silicon and pure germanium, as indicated. Since structure 130 (UHV_17) contains 30% germanium, the true boron content lies somewhere in between, closer to the pure silicon line. Regardless, it is clear that the boron doping does not approach the levels needed for etch stopping.
- Structure 130 was doped p-type to investigate potential interactions or synergies with germanium that were suppressed in structure 100 by intentional background n-doping. The characteristics of these materials (top layer) that are relevant to etching are summarized in the following table.
- UHV 17 30 4xl0 16 B (SRP) Low Structure 100 was used to identify the critical germanium concentration by cylindrically etching and to obtain etch rate values by etching from the top surface.
- the cylindrical etch results of structure 100 confirm the etch-stop behavior of germanium and narrowed the threshold germanium concentration to the range of 16-22%. It was ensured that there were no effects from boron by doping the film n-type.
- the terraces on the left of the graph, defined by the round dots, represent the layers in the epistructure. The left scale reflects the depth of each layer while the right scale relates the nominal germanium concentration of each layer.
- the arc is the initial groove surface, and the square dots trace the etched surface.
- FIG. 6B is a magnification of the left side of FIG. 6 A. It is clear that the etch rate increases dramatically somewhere around 18-20% germanium, suggesting that the critical germanium concentration is in that vicinity.
- the cylindrical etch results of structure 130 (UHV_17), as shown in the graph of FIG. 7, show the etch accelerating dramatically around 4.8-5 ⁇ m depth.
- the 5% Ge/ ⁇ m grading rate reasonably assures that the threshold germanium concentration is near 20% germanium.
- the profiles of each side of the groove are shown. The lower bar marks where the profile begins to deviate from the initial grooved shape. The depth of this point appears to be 4.8-5.0 ⁇ m below the top surface.
- the so-called "critical concentration” as defined by Seidel et al. appears to be 2X10 21 c ⁇ r 3 , i.e., 4%, for germanium. Although this value is about 100 times greater than their "critical concentration" for boron, higher selectivities can theoretically be attained with germanium because there are neither solid solubility nor electrical activity limits.
- the substantial selectivities obtained from the well-relaxed, low-defect sample structures 100 (WU_2), 110 (WU_3), and 130 (UHV_17) indicate that strain, induced by defects or dissimilar atomic radii, is not principally responsible for etch-stop behavior.
- FIG. 8 shows that the germanium-KOH curve is remarkably similar in shape, but not necessarily slope, to the boron-EDP curve, which ascribes its shape to the electronic etch-stop theory. It is difficult to imagine that the germanium-KOH data would just happen to resemble the boron-EDP data, based on a completely different model that warns of no applicability to germanium. That is, it is highly improbable that the true etch-stop mechanism for germanium is entirely unrelated to the true mechanism for boron when the shapes agree so well. There are reasons to consider an energy band model to account for the etch-stop behavior in silicon-germanium solid solutions. First, the Sii- x Ge ⁇ data resemble the p++ Si:B data,
- germanium is known to markedly change the band structure of silicon. Furthermore, two possible mechanisms for the etch stop effect of germanium were defects and energy bands. Defect enhanced recombination can be eliminated due to our graded layer approach. Energy band structure is the only other possibility.
- Pure bulk germanium has an energy bandgap, E g , of 0.66 eV at room temperature, compared to 1.12eV for pure bulk silicon.
- E g energy bandgap
- the addition of germanium to silicon reduces the bandgap: unstrained Sio.7Geo.3, the situation for samples WU_2, WU_3, WU_4, and
- UHV 17 has an energy gap of approximately 1.04 eV. Germanium also has a smaller electron
- germanium As germanium is added, the shrinking bandgap and electron affinity reduce the band-bending, the potential well in the conduction band, and the potential barrier in the
- the height of the potential barrier in the valence band, b is given by:
- ⁇ c and ⁇ v are the effective density of states in the conduction and valence bands
- N c and T are Boltzmann's constant, and T are temperature.
- the equilibrium hole concentration, p is defined as:
- E g /2-E F is precisely the change in b when the material is doped. Then, when expression [5] is substituted for pi in equation [3], E 8 /2-E F exactly cancels the change in b in expression [3].
- FIG. 9 is a photograph of a top view of a micromachined proof mass 900. Even at these low Ge concentrations, etched parts like the proof mass in FIG. 9 are possible. Higher Ge concentrations in the uniform layer ( 30%) result in extremely hard etch stops, with selectivities approaching
- the extremely high etch selectivities achieved with the SiGe etch stop material system of the invention have immediate applications in forming semiconductor/oxide structures.
- One method of forming silicon on insulator is to bond a Si wafer to another Si wafer that is coated with silicon dioxide. If one of the wafers is thinned, then a thin layer of Si on silicon dioxide/Si is created.
- Such structures are useful in low power electronics and high speed electronics since the Si active layer is isolated from a bulk Si substrate via the silicon dioxide layer.
- the main disadvantage of this process is the difficulty in thinning one side of the silicon substrate-silicon dioxide-silicon substrate sandwich.
- the entire wafer In order to have high reproducibility and high yield, the entire wafer must be thinned uniformly and very accurately. Buried etch stops have been used with little success. Even buried, thin layers of strained SiGe have been used, but as mentioned earlier these etch demonstrate etch selectivities «100, and therefore are not sufficient.
- the relaxed SiGe alloys of the invention are ideally suited for this type of etch stop.
- the etch-stop of the invention can be used to create a very uniform relaxed SiGe alloy on silicon dioxide, which in turn is on a silicon wafer. This process is shown schematically in FIG. 10.
- the finished structure 1014 is a SiGe-on- insulator substrate. It will be appreciated that the structure 1008 can also be a bulk insulating material, such as glass or a glass ceramic.
- Germanium is isoelectronic to and perfectly soluble in silicon, and hardly diffuses in it.
- the deposition of silicon- germanium is selective with respect to oxide. Defects do not weaken the etch-stop efficacy.
- the etch-stop material can be completely undoped, and according to the proposed band structure model, nondegenerate doping does not influence the etch-stop behavior. This affords tremendous utility and design flexibility, especially to integration with microelectronics. To this end, germanium would even afford higher carrier mobilities.
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Weting (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP99918484A EP1070341A1 (en) | 1998-04-10 | 1999-04-09 | Silicon-germanium etch stop layer system |
JP2000544004A JP3762221B2 (en) | 1998-04-10 | 1999-04-09 | Silicon germanium etch stop layer system |
CA002327421A CA2327421A1 (en) | 1998-04-10 | 1999-04-09 | Silicon-germanium etch stop layer system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US8130198P | 1998-04-10 | 1998-04-10 | |
US60/081,301 | 1998-04-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1999053539A1 true WO1999053539A1 (en) | 1999-10-21 |
WO1999053539A9 WO1999053539A9 (en) | 2000-02-24 |
Family
ID=22163314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/007849 WO1999053539A1 (en) | 1998-04-10 | 1999-04-09 | Silicon-germanium etch stop layer system |
Country Status (5)
Country | Link |
---|---|
US (1) | US6521041B2 (en) |
EP (1) | EP1070341A1 (en) |
JP (2) | JP3762221B2 (en) |
CA (1) | CA2327421A1 (en) |
WO (1) | WO1999053539A1 (en) |
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001099169A2 (en) * | 2000-06-22 | 2001-12-27 | Massachusetts Institute Of Technology | Etch stop layer system for sige devices |
WO2002033746A1 (en) | 2000-10-19 | 2002-04-25 | International Business Machines Corporation | Layer transfer of low defect sige using an etch-back process |
WO2002047168A2 (en) * | 2000-12-04 | 2002-06-13 | Amberwave Systems Corporation | Cmos inverter circuits utilizing strained silicon surface channel mosfets |
WO2002071491A1 (en) * | 2001-03-02 | 2002-09-12 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits |
WO2002071495A1 (en) * | 2001-03-02 | 2002-09-12 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits |
WO2002082514A1 (en) * | 2001-04-04 | 2002-10-17 | Massachusetts Institute Of Technology | A method for semiconductor device fabrication |
WO2002103801A1 (en) * | 2001-06-18 | 2002-12-27 | Massachusetts Institute Of Technology | Structures and methods for a high-speed semiconductor device |
US6521041B2 (en) | 1998-04-10 | 2003-02-18 | Massachusetts Institute Of Technology | Etch stop layer system |
US6555839B2 (en) | 2000-05-26 | 2003-04-29 | Amberwave Systems Corporation | Buried channel strained silicon FET using a supply layer created through ion implantation |
US6573126B2 (en) | 2000-08-16 | 2003-06-03 | Massachusetts Institute Of Technology | Process for producing semiconductor article using graded epitaxial growth |
US6593641B1 (en) | 2001-03-02 | 2003-07-15 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6602613B1 (en) | 2000-01-20 | 2003-08-05 | Amberwave Systems Corporation | Heterointegration of materials using deposition and bonding |
US6649492B2 (en) * | 2002-02-11 | 2003-11-18 | International Business Machines Corporation | Strained Si based layer made by UHV-CVD, and devices therein |
US6689211B1 (en) | 1999-04-09 | 2004-02-10 | Massachusetts Institute Of Technology | Etch stop layer system |
WO2004019404A2 (en) * | 2002-08-26 | 2004-03-04 | S.O.I.Tec Silicon On Insulator Technologies | Recycling a wafer comprising a buffer layer, after having taken off a thin layer therefrom |
WO2004021420A2 (en) * | 2002-08-29 | 2004-03-11 | Massachusetts Institute Of Technology | Fabrication method for a monocrystalline semiconductor layer on a substrate |
FR2844634A1 (en) * | 2002-09-18 | 2004-03-19 | Soitec Silicon On Insulator | Active layer formation method in e.g. silicon germanium on insulator structure, involves supplying energy to relax elastic strains in strained layer of wafer, and removing portion of wafer on opposite side of relaxed strained layer |
US6730551B2 (en) | 2001-08-06 | 2004-05-04 | Massachusetts Institute Of Technology | Formation of planar strained layers |
US6750130B1 (en) | 2000-01-20 | 2004-06-15 | Amberwave Systems Corporation | Heterointegration of materials using deposition and bonding |
EP1479103A1 (en) * | 2002-01-23 | 2004-11-24 | International Business Machines Corporation | METHOD OF CREATING HIGH-QUALITY RELAXED SiGe-ON-INSULATOR FOR STRAINED Si CMOS APPLICATIONS |
US6830976B2 (en) | 2001-03-02 | 2004-12-14 | Amberwave Systems Corproation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
FR2860340A1 (en) * | 2003-09-30 | 2005-04-01 | Soitec Silicon On Insulator | INDIRECT BONDING WITH DISAPPEARANCE OF THE BONDING LAYER |
US6900103B2 (en) | 2001-03-02 | 2005-05-31 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6900094B2 (en) | 2001-06-14 | 2005-05-31 | Amberwave Systems Corporation | Method of selective removal of SiGe alloys |
US6916727B2 (en) | 2001-06-21 | 2005-07-12 | Massachusetts Institute Of Technology | Enhancement of P-type metal-oxide-semiconductor field effect transistors |
US6974735B2 (en) | 2001-08-09 | 2005-12-13 | Amberwave Systems Corporation | Dual layer Semiconductor Devices |
US6991956B2 (en) | 2002-07-09 | 2006-01-31 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Methods for transferring a thin layer from a wafer having a buffer layer |
EP1620894A1 (en) * | 2003-05-06 | 2006-02-01 | Canon Kabushiki Kaisha | Substrate, manufacturing method therefor, and semiconductor device |
US7008857B2 (en) | 2002-08-26 | 2006-03-07 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Recycling a wafer comprising a buffer layer, after having separated a thin layer therefrom |
US7018909B2 (en) | 2003-02-28 | 2006-03-28 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
US7033905B2 (en) | 2002-08-26 | 2006-04-25 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Recycling of a wafer comprising a buffer layer after having separated a thin layer therefrom by mechanical means |
US7138310B2 (en) | 2002-06-07 | 2006-11-21 | Amberwave Systems Corporation | Semiconductor devices having strained dual channel layers |
US7138649B2 (en) | 2001-08-09 | 2006-11-21 | Amberwave Systems Corporation | Dual-channel CMOS transistors with differentially strained channels |
US7232737B2 (en) | 2005-01-19 | 2007-06-19 | S.O.I.Tec Silicon On Insulator Technologies | Treatment of a removed layer of silicon-germanium |
US7348260B2 (en) | 2003-02-28 | 2008-03-25 | S.O.I.Tec Silicon On Insulator Technologies | Method for forming a relaxed or pseudo-relaxed useful layer on a substrate |
US7495266B2 (en) | 2004-06-16 | 2009-02-24 | Massachusetts Institute Of Technology | Strained silicon-on-silicon by wafer bonding and layer transfer |
US7535089B2 (en) | 2005-11-01 | 2009-05-19 | Massachusetts Institute Of Technology | Monolithically integrated light emitting devices |
EP2343729A1 (en) * | 2008-10-31 | 2011-07-13 | Shin-Etsu Chemical Co., Ltd. | Method for manufacturing silicon thin film transfer insulating wafer |
US8063397B2 (en) | 2006-06-28 | 2011-11-22 | Massachusetts Institute Of Technology | Semiconductor light-emitting structure and graded-composition substrate providing yellow-green light emission |
US9093478B1 (en) | 2014-04-11 | 2015-07-28 | International Business Machines Corporation | Integrated circuit structure with bulk silicon FinFET and methods of forming |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100400808B1 (en) * | 1997-06-24 | 2003-10-08 | 매사츄세츠 인스티튜트 오브 테크놀러지 | CONTROLLING THREADING DISLOCATION DENSITIES IN Ge ON Si USING GRADED GeSi LAYERS AND PLANARIZATION |
US7227176B2 (en) * | 1998-04-10 | 2007-06-05 | Massachusetts Institute Of Technology | Etch stop layer system |
SE512041C3 (en) * | 1998-05-06 | 2000-02-07 | Thomas Laurell | Procedure for etching openings |
US6210988B1 (en) * | 1999-01-15 | 2001-04-03 | The Regents Of The University Of California | Polycrystalline silicon germanium films for forming micro-electromechanical systems |
US6690043B1 (en) * | 1999-11-26 | 2004-02-10 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
WO2001054175A1 (en) * | 2000-01-20 | 2001-07-26 | Amberwave Systems Corporation | Low threading dislocation density relaxed mismatched epilayers without high temperature growth |
US6437375B1 (en) * | 2000-06-05 | 2002-08-20 | Micron Technology, Inc. | PD-SOI substrate with suppressed floating body effect and method for its fabrication |
US20020100942A1 (en) * | 2000-12-04 | 2002-08-01 | Fitzgerald Eugene A. | CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs |
US6649480B2 (en) * | 2000-12-04 | 2003-11-18 | Amberwave Systems Corporation | Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs |
US6703688B1 (en) * | 2001-03-02 | 2004-03-09 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6724008B2 (en) | 2001-03-02 | 2004-04-20 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6723661B2 (en) * | 2001-03-02 | 2004-04-20 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
WO2003025984A2 (en) | 2001-09-21 | 2003-03-27 | Amberwave Systems Corporation | Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same |
AU2002341803A1 (en) | 2001-09-24 | 2003-04-07 | Amberwave Systems Corporation | Rf circuits including transistors having strained material layers |
KR100442105B1 (en) * | 2001-12-03 | 2004-07-27 | 삼성전자주식회사 | Method of forming soi type substrate |
JP3759026B2 (en) * | 2001-12-06 | 2006-03-22 | セイコーエプソン株式会社 | Semiconductor device, inspection method thereof, and electronic apparatus |
US6642536B1 (en) | 2001-12-17 | 2003-11-04 | Advanced Micro Devices, Inc. | Hybrid silicon on insulator/bulk strained silicon technology |
US6600170B1 (en) | 2001-12-17 | 2003-07-29 | Advanced Micro Devices, Inc. | CMOS with strained silicon channel NMOS and silicon germanium channel PMOS |
EP1502308A4 (en) * | 2002-04-26 | 2009-03-18 | Ibm | Enhanced cutoff frequency silicon germanium transistor |
US7335545B2 (en) * | 2002-06-07 | 2008-02-26 | Amberwave Systems Corporation | Control of strain in device layers by prevention of relaxation |
US20030227057A1 (en) | 2002-06-07 | 2003-12-11 | Lochtefeld Anthony J. | Strained-semiconductor-on-insulator device structures |
US7074623B2 (en) * | 2002-06-07 | 2006-07-11 | Amberwave Systems Corporation | Methods of forming strained-semiconductor-on-insulator finFET device structures |
US6995430B2 (en) * | 2002-06-07 | 2006-02-07 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
US7307273B2 (en) * | 2002-06-07 | 2007-12-11 | Amberwave Systems Corporation | Control of strain in device layers by selective relaxation |
US7615829B2 (en) * | 2002-06-07 | 2009-11-10 | Amberwave Systems Corporation | Elevated source and drain elements for strained-channel heterojuntion field-effect transistors |
US6946371B2 (en) * | 2002-06-10 | 2005-09-20 | Amberwave Systems Corporation | Methods of fabricating semiconductor structures having epitaxially grown source and drain elements |
US6982474B2 (en) | 2002-06-25 | 2006-01-03 | Amberwave Systems Corporation | Reacted conductive gate electrodes |
US7885896B2 (en) * | 2002-07-09 | 2011-02-08 | Avaya Inc. | Method for authorizing a substitute software license server |
EP1530800B1 (en) * | 2002-08-23 | 2016-12-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor heterostructures having reduced dislocation pile-ups and related methods |
US7594967B2 (en) * | 2002-08-30 | 2009-09-29 | Amberwave Systems Corporation | Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy |
US6787423B1 (en) | 2002-12-09 | 2004-09-07 | Advanced Micro Devices, Inc. | Strained-silicon semiconductor device |
EP2337062A3 (en) * | 2003-01-27 | 2016-05-04 | Taiwan Semiconductor Manufacturing Company, Limited | Method for making semiconductor structures with structural homogeneity |
CN100437970C (en) * | 2003-03-07 | 2008-11-26 | 琥珀波系统公司 | Shallow trench isolation process |
US7662701B2 (en) * | 2003-05-21 | 2010-02-16 | Micron Technology, Inc. | Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers |
US6929984B2 (en) * | 2003-07-21 | 2005-08-16 | Micron Technology Inc. | Gettering using voids formed by surface transformation |
US7153753B2 (en) * | 2003-08-05 | 2006-12-26 | Micron Technology, Inc. | Strained Si/SiGe/SOI islands and processes of making same |
US6872641B1 (en) * | 2003-09-23 | 2005-03-29 | International Business Machines Corporation | Strained silicon on relaxed sige film with uniform misfit dislocation density |
EP1519409B1 (en) * | 2003-09-26 | 2008-08-20 | S.O.I. Tec Silicon on Insulator Technologies S.A. | A method of fabrication of a substrate for an epitaxial growth |
JP3884439B2 (en) * | 2004-03-02 | 2007-02-21 | 株式会社東芝 | Semiconductor device |
US7319530B1 (en) * | 2004-03-29 | 2008-01-15 | National Semiconductor Corporation | System and method for measuring germanium concentration for manufacturing control of BiCMOS films |
FR2870043B1 (en) * | 2004-05-07 | 2006-11-24 | Commissariat Energie Atomique | MANUFACTURING OF ACTIVE ZONES OF DIFFERENT NATURE DIRECTLY ON INSULATION AND APPLICATION TO MOS TRANSISTOR WITH SINGLE OR DOUBLE GRID |
US20090130826A1 (en) * | 2004-10-11 | 2009-05-21 | Samsung Electronics Co., Ltd. | Method of Forming a Semiconductor Device Having a Strained Silicon Layer on a Silicon-Germanium Layer |
KR100593747B1 (en) * | 2004-10-11 | 2006-06-28 | 삼성전자주식회사 | Semiconductor structure having a silicon germanium layer and a method of manufacturing the same |
US20060113603A1 (en) * | 2004-12-01 | 2006-06-01 | Amberwave Systems Corporation | Hybrid semiconductor-on-insulator structures and related methods |
US7393733B2 (en) * | 2004-12-01 | 2008-07-01 | Amberwave Systems Corporation | Methods of forming hybrid fin field-effect transistor structures |
US20080050883A1 (en) * | 2006-08-25 | 2008-02-28 | Atmel Corporation | Hetrojunction bipolar transistor (hbt) with periodic multilayer base |
US7732237B2 (en) * | 2005-06-27 | 2010-06-08 | The Regents Of The University Of California | Quantum dot based optoelectronic device and method of making same |
US8007675B1 (en) * | 2005-07-11 | 2011-08-30 | National Semiconductor Corporation | System and method for controlling an etch process for a single crystal having a buried layer |
FR2892714B1 (en) * | 2005-10-27 | 2007-12-21 | Commissariat Energie Atomique | METHOD FOR ETCHING A SACRIFICIAL LAYER FOR A MICRO-FACTORY STRUCTURE |
US8530934B2 (en) | 2005-11-07 | 2013-09-10 | Atmel Corporation | Integrated circuit structures containing a strain-compensated compound semiconductor layer and methods and systems related thereto |
US7544584B2 (en) | 2006-02-16 | 2009-06-09 | Micron Technology, Inc. | Localized compressive strained semiconductor |
US7550758B2 (en) | 2006-10-31 | 2009-06-23 | Atmel Corporation | Method for providing a nanoscale, high electron mobility transistor (HEMT) on insulator |
FR2912841B1 (en) * | 2007-02-15 | 2009-05-22 | Soitec Silicon On Insulator | METHOD OF POLISHING HETEROSTRUCTURES |
US7795605B2 (en) * | 2007-06-29 | 2010-09-14 | International Business Machines Corporation | Phase change material based temperature sensor |
US7563720B2 (en) * | 2007-07-23 | 2009-07-21 | Honeywell International Inc. | Boron doped shell for MEMS device |
US9123529B2 (en) * | 2011-06-21 | 2015-09-01 | Semiconductor Energy Laboratory Co., Ltd. | Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate |
JP5756830B2 (en) * | 2013-05-31 | 2015-07-29 | サンケン電気株式会社 | Semiconductor substrate, semiconductor device, and semiconductor device manufacturing method |
US9330907B2 (en) | 2013-10-10 | 2016-05-03 | The Board Of Trustees Of The Leland Stanford Junior University | Material quality, suspended material structures on lattice-mismatched substrates |
SG11201802818VA (en) * | 2015-10-13 | 2018-05-30 | Univ Nanyang Tech | Method of manufacturing a germanium-on-insulator substrate |
KR102150546B1 (en) * | 2017-05-31 | 2020-09-01 | 세종대학교산학협력단 | Process of preparing backside illuminated image sensor using etching stopper layer |
US11916138B2 (en) | 2021-04-22 | 2024-02-27 | Pakal Technologies, Inc | Etch stop layer for injecting carriers into drift layer for a vertical power device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5013681A (en) | 1989-09-29 | 1991-05-07 | The United States Of America As Represented By The Secretary Of The Navy | Method of producing a thin silicon-on-insulator layer |
US5413679A (en) * | 1993-06-30 | 1995-05-09 | The United States Of America As Represented By The Secretary Of The Navy | Method of producing a silicon membrane using a silicon alloy etch stop layer |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW335558B (en) | 1996-09-03 | 1998-07-01 | Ibm | High temperature superconductivity in strained SiSiGe |
US5906951A (en) | 1997-04-30 | 1999-05-25 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
US6521041B2 (en) | 1998-04-10 | 2003-02-18 | Massachusetts Institute Of Technology | Etch stop layer system |
-
1999
- 1999-04-09 US US09/289,514 patent/US6521041B2/en not_active Expired - Lifetime
- 1999-04-09 EP EP99918484A patent/EP1070341A1/en not_active Withdrawn
- 1999-04-09 WO PCT/US1999/007849 patent/WO1999053539A1/en active Application Filing
- 1999-04-09 JP JP2000544004A patent/JP3762221B2/en not_active Expired - Fee Related
- 1999-04-09 CA CA002327421A patent/CA2327421A1/en not_active Abandoned
-
2005
- 2005-11-25 JP JP2005339702A patent/JP4405460B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5013681A (en) | 1989-09-29 | 1991-05-07 | The United States Of America As Represented By The Secretary Of The Navy | Method of producing a thin silicon-on-insulator layer |
US5413679A (en) * | 1993-06-30 | 1995-05-09 | The United States Of America As Represented By The Secretary Of The Navy | Method of producing a silicon membrane using a silicon alloy etch stop layer |
Non-Patent Citations (3)
Title |
---|
BORENSTEIN J T ET AL: "New ultra-hard etch-stop layer for high precision micromachining", PROCEEDINGS OF THE 1999 12TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS); ORLANDO, FL, USA, 17 January 1999 (1999-01-17) - 21 January 1999 (1999-01-21), IEEE, Piscataway, NJ, USA, pages 205 - 210, XP002111025 * |
FEIJOO D ET AL: "Epitaxial Si-Ge etch stop layers with ethylene diamine pyrocatechol for bonded and etchback silicon-on-insulator", JOURNAL OF ELECTRONIC MATERIALS, vol. 23, no. 6, June 1994 (1994-06-01), pages 493 - 496, XP002111024, ISSN: 0361-5235 * |
FITZGERALD E A ET AL: "Totally relaxed Ge(x)Si(1-x) layers with low threading dislocation densities grown on Si substrates", APPLIED PHYSICS LETTERS, vol. 59, no. 7, 12 August 1991 (1991-08-12), pages 811 - 813, XP000233762, ISSN: 0003-6951 * |
Cited By (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6521041B2 (en) | 1998-04-10 | 2003-02-18 | Massachusetts Institute Of Technology | Etch stop layer system |
US6689211B1 (en) | 1999-04-09 | 2004-02-10 | Massachusetts Institute Of Technology | Etch stop layer system |
US6750130B1 (en) | 2000-01-20 | 2004-06-15 | Amberwave Systems Corporation | Heterointegration of materials using deposition and bonding |
US6602613B1 (en) | 2000-01-20 | 2003-08-05 | Amberwave Systems Corporation | Heterointegration of materials using deposition and bonding |
US6555839B2 (en) | 2000-05-26 | 2003-04-29 | Amberwave Systems Corporation | Buried channel strained silicon FET using a supply layer created through ion implantation |
WO2001099169A2 (en) * | 2000-06-22 | 2001-12-27 | Massachusetts Institute Of Technology | Etch stop layer system for sige devices |
WO2001099169A3 (en) * | 2000-06-22 | 2002-04-25 | Massachusetts Inst Technology | Etch stop layer system for sige devices |
US6573126B2 (en) | 2000-08-16 | 2003-06-03 | Massachusetts Institute Of Technology | Process for producing semiconductor article using graded epitaxial growth |
WO2002033746A1 (en) | 2000-10-19 | 2002-04-25 | International Business Machines Corporation | Layer transfer of low defect sige using an etch-back process |
US6890835B1 (en) | 2000-10-19 | 2005-05-10 | International Business Machines Corporation | Layer transfer of low defect SiGe using an etch-back process |
JP2004512683A (en) * | 2000-10-19 | 2004-04-22 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Layer migration of low defect SiGe using etch back method |
US7427773B2 (en) | 2000-10-19 | 2008-09-23 | International Business Machines Corporation | Layer transfer of low defect SiGe using an etch-back process |
US7786468B2 (en) | 2000-10-19 | 2010-08-31 | International Business Machines Corporation | Layer transfer of low defect SiGe using an etch-back process |
WO2002047168A2 (en) * | 2000-12-04 | 2002-06-13 | Amberwave Systems Corporation | Cmos inverter circuits utilizing strained silicon surface channel mosfets |
WO2002047168A3 (en) * | 2000-12-04 | 2003-12-31 | Amberwave Systems Corp | Cmos inverter circuits utilizing strained silicon surface channel mosfets |
WO2002071495A1 (en) * | 2001-03-02 | 2002-09-12 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits |
US6830976B2 (en) | 2001-03-02 | 2004-12-14 | Amberwave Systems Corproation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6900103B2 (en) | 2001-03-02 | 2005-05-31 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6593641B1 (en) | 2001-03-02 | 2003-07-15 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
WO2002071491A1 (en) * | 2001-03-02 | 2002-09-12 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits |
WO2002082514A1 (en) * | 2001-04-04 | 2002-10-17 | Massachusetts Institute Of Technology | A method for semiconductor device fabrication |
US6900094B2 (en) | 2001-06-14 | 2005-05-31 | Amberwave Systems Corporation | Method of selective removal of SiGe alloys |
WO2002103801A1 (en) * | 2001-06-18 | 2002-12-27 | Massachusetts Institute Of Technology | Structures and methods for a high-speed semiconductor device |
US6916727B2 (en) | 2001-06-21 | 2005-07-12 | Massachusetts Institute Of Technology | Enhancement of P-type metal-oxide-semiconductor field effect transistors |
US6730551B2 (en) | 2001-08-06 | 2004-05-04 | Massachusetts Institute Of Technology | Formation of planar strained layers |
US7138649B2 (en) | 2001-08-09 | 2006-11-21 | Amberwave Systems Corporation | Dual-channel CMOS transistors with differentially strained channels |
US6974735B2 (en) | 2001-08-09 | 2005-12-13 | Amberwave Systems Corporation | Dual layer Semiconductor Devices |
EP1479103A4 (en) * | 2002-01-23 | 2005-02-09 | Ibm | METHOD OF CREATING HIGH-QUALITY RELAXED SiGe-ON-INSULATOR FOR STRAINED Si CMOS APPLICATIONS |
EP1479103A1 (en) * | 2002-01-23 | 2004-11-24 | International Business Machines Corporation | METHOD OF CREATING HIGH-QUALITY RELAXED SiGe-ON-INSULATOR FOR STRAINED Si CMOS APPLICATIONS |
US6649492B2 (en) * | 2002-02-11 | 2003-11-18 | International Business Machines Corporation | Strained Si based layer made by UHV-CVD, and devices therein |
US7138310B2 (en) | 2002-06-07 | 2006-11-21 | Amberwave Systems Corporation | Semiconductor devices having strained dual channel layers |
US6991956B2 (en) | 2002-07-09 | 2006-01-31 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Methods for transferring a thin layer from a wafer having a buffer layer |
WO2004019404A2 (en) * | 2002-08-26 | 2004-03-04 | S.O.I.Tec Silicon On Insulator Technologies | Recycling a wafer comprising a buffer layer, after having taken off a thin layer therefrom |
US7378729B2 (en) | 2002-08-26 | 2008-05-27 | S.O.I.Tec Silicon On Insulator Technologies | Recycling a wafer comprising a buffer layer, after having separated a thin layer therefrom |
WO2004019404A3 (en) * | 2002-08-26 | 2004-08-12 | Soitec Silicon On Insulator | Recycling a wafer comprising a buffer layer, after having taken off a thin layer therefrom |
US7033905B2 (en) | 2002-08-26 | 2006-04-25 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Recycling of a wafer comprising a buffer layer after having separated a thin layer therefrom by mechanical means |
US7008857B2 (en) | 2002-08-26 | 2006-03-07 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Recycling a wafer comprising a buffer layer, after having separated a thin layer therefrom |
WO2004021420A2 (en) * | 2002-08-29 | 2004-03-11 | Massachusetts Institute Of Technology | Fabrication method for a monocrystalline semiconductor layer on a substrate |
WO2004021420A3 (en) * | 2002-08-29 | 2004-11-11 | Massachusetts Inst Technology | Fabrication method for a monocrystalline semiconductor layer on a substrate |
WO2004027858A1 (en) * | 2002-09-18 | 2004-04-01 | S.O.I.Tec Silicon On Insulator Technologies | Formation of a relaxed useful layer from a wafer with no buffer layer |
US7001826B2 (en) | 2002-09-18 | 2006-02-21 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Wafer with a relaxed useful layer and method of forming the wafer |
FR2844634A1 (en) * | 2002-09-18 | 2004-03-19 | Soitec Silicon On Insulator | Active layer formation method in e.g. silicon germanium on insulator structure, involves supplying energy to relax elastic strains in strained layer of wafer, and removing portion of wafer on opposite side of relaxed strained layer |
KR100787261B1 (en) * | 2002-09-18 | 2007-12-20 | 에스. 오. 이. 떼끄 씰리꽁 오 냉쉴라또흐 떼끄놀로지 | Formation of a relaxed useful layer from a wafer with no buffer layer |
US7919393B2 (en) | 2003-02-28 | 2011-04-05 | S.O.I.Tec Silicon On Insulator Technologies | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
US7348260B2 (en) | 2003-02-28 | 2008-03-25 | S.O.I.Tec Silicon On Insulator Technologies | Method for forming a relaxed or pseudo-relaxed useful layer on a substrate |
US8173512B2 (en) | 2003-02-28 | 2012-05-08 | Soitec | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
US7018909B2 (en) | 2003-02-28 | 2006-03-28 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
US7736988B2 (en) | 2003-02-28 | 2010-06-15 | S.O.I.Tec Silicon On Insulator Technologies | Forming structures that include a relaxed or pseudo-relaxed layer on a substrate |
EP1620894A4 (en) * | 2003-05-06 | 2010-07-21 | Canon Kk | Substrate, manufacturing method therefor, and semiconductor device |
EP1620894A1 (en) * | 2003-05-06 | 2006-02-01 | Canon Kabushiki Kaisha | Substrate, manufacturing method therefor, and semiconductor device |
FR2860340A1 (en) * | 2003-09-30 | 2005-04-01 | Soitec Silicon On Insulator | INDIRECT BONDING WITH DISAPPEARANCE OF THE BONDING LAYER |
WO2005031852A1 (en) * | 2003-09-30 | 2005-04-07 | S.O.I.Tec Silicon On Insulator Technologies | Indirect bonding with disappearance of the bonding layer |
US7078353B2 (en) | 2003-09-30 | 2006-07-18 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Indirect bonding with disappearance of bonding layer |
US7495266B2 (en) | 2004-06-16 | 2009-02-24 | Massachusetts Institute Of Technology | Strained silicon-on-silicon by wafer bonding and layer transfer |
US7232737B2 (en) | 2005-01-19 | 2007-06-19 | S.O.I.Tec Silicon On Insulator Technologies | Treatment of a removed layer of silicon-germanium |
US7705370B2 (en) | 2005-11-01 | 2010-04-27 | Massachusetts Institute Of Technology | Monolithically integrated photodetectors |
US7535089B2 (en) | 2005-11-01 | 2009-05-19 | Massachusetts Institute Of Technology | Monolithically integrated light emitting devices |
US8012592B2 (en) | 2005-11-01 | 2011-09-06 | Massachuesetts Institute Of Technology | Monolithically integrated semiconductor materials and devices |
US8120060B2 (en) | 2005-11-01 | 2012-02-21 | Massachusetts Institute Of Technology | Monolithically integrated silicon and III-V electronics |
US8063397B2 (en) | 2006-06-28 | 2011-11-22 | Massachusetts Institute Of Technology | Semiconductor light-emitting structure and graded-composition substrate providing yellow-green light emission |
EP2343729A1 (en) * | 2008-10-31 | 2011-07-13 | Shin-Etsu Chemical Co., Ltd. | Method for manufacturing silicon thin film transfer insulating wafer |
EP2343729A4 (en) * | 2008-10-31 | 2012-06-20 | Shinetsu Chemical Co | Method for manufacturing silicon thin film transfer insulating wafer |
US9093478B1 (en) | 2014-04-11 | 2015-07-28 | International Business Machines Corporation | Integrated circuit structure with bulk silicon FinFET and methods of forming |
US9276002B2 (en) | 2014-04-11 | 2016-03-01 | GlobalFoundries, Inc. | Integrated circuit structure with bulk silicon FinFET |
Also Published As
Publication number | Publication date |
---|---|
JP2002511652A (en) | 2002-04-16 |
CA2327421A1 (en) | 1999-10-21 |
US20010003269A1 (en) | 2001-06-14 |
JP3762221B2 (en) | 2006-04-05 |
WO1999053539A9 (en) | 2000-02-24 |
JP2006140507A (en) | 2006-06-01 |
EP1070341A1 (en) | 2001-01-24 |
US6521041B2 (en) | 2003-02-18 |
JP4405460B2 (en) | 2010-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6521041B2 (en) | Etch stop layer system | |
US7227176B2 (en) | Etch stop layer system | |
US6689211B1 (en) | Etch stop layer system | |
WO2001099169A2 (en) | Etch stop layer system for sige devices | |
US5906708A (en) | Silicon-germanium-carbon compositions in selective etch processes | |
US5685946A (en) | Method of producing buried porous silicon-geramanium layers in monocrystalline silicon lattices | |
CN100470724C (en) | Strained silicon-on-insulator (SSOI) and method to form the same | |
US5013681A (en) | Method of producing a thin silicon-on-insulator layer | |
US7915148B2 (en) | Method of producing a tensioned layer on a substrate | |
US5024723A (en) | Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning | |
US7569913B2 (en) | Boron etch-stop layer and methods related thereto | |
JPH07169926A (en) | Simulated substrate composing body and its manufacture | |
US4966663A (en) | Method for forming a silicon membrane with controlled stress | |
US7754008B2 (en) | Method of forming dislocation-free strained thin films | |
US20030157787A1 (en) | Method of forming a germanium film on a semiconductor substrate that includes the formation of a graded silicon-germanium buffer layer prior to the formation of a germanium layer | |
US20070054460A1 (en) | System and method for providing a nanoscale, highly selective, and thermally resilient silicon, germanium, or silicon-germanium etch-stop | |
US7495250B2 (en) | Integrated circuit structures having a boron- and carbon-doped etch-stop and methods, devices and systems related thereto | |
TW200830551A (en) | Method for providing a nanoscale, high electron mobility transistor (HEMT) on insulator | |
KR100602534B1 (en) | USE OF THIN SOI TO INHIBIT RELAXATION OF SiGe LAYERS | |
US7749817B2 (en) | Single-crystal layer on a dielectric layer | |
WO2002098788A2 (en) | Applications of a strain-compensated heavily doped etch stop for silicon structure formation | |
Shi et al. | Ultrafine silicon quantum wires fabricated by selective chemical etching and thermal oxidation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: C2 Designated state(s): CA JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1-26, DESCRIPTION, REPLACED BY NEW PAGES 1-19; PAGES 27-28, CLAIMS, REPLACED BY NEW PAGES 20-21; PAGES 1/10-10/10, DRAWINGS, REPLACED BY NEW PAGES 1/9-9/9; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE (WITH AN UPDATED VERSION OF THE PAMPHLET FRONT PAGE) |
|
ENP | Entry into the national phase |
Ref document number: 2327421 Country of ref document: CA Ref country code: CA Ref document number: 2327421 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1999918484 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2000 544004 Kind code of ref document: A Format of ref document f/p: F |
|
WWP | Wipo information: published in national office |
Ref document number: 1999918484 Country of ref document: EP |