WO1999054011A1

WO1999054011A1 - Group based network system and method of using same

Info

Publication number: WO1999054011A1
Application number: PCT/US1999/008316
Authority: WO
Inventors: Robert W. Clemens; Ronald Kingham
Original assignee: Thunderwatch Partnership
Priority date: 1998-04-17
Filing date: 1999-04-15
Publication date: 1999-10-28
Also published as: AU3564099A

Abstract

A group based system (110) and method of using it are disclosed, and relate to a group of video gaming machines (115, 117, 120, 122) enabling users to play pari-mutuel and other video games with all other users of the group simultaneously. A bus converter (116, 118, 121, 123) interconnects each one of the video gaming machines to a bus network (125), and a concentrator controller (129) connects a computer in communication with the bus network (125) for enabling the video gaming machines to upload current game information continuously to the computer in real time for updating pari-mutuel jackpot information and for downloading current pari-mutuel jackpot information to each one of the video gaming machines in real time. The bus converter provides for low speed messages from the video gaming machines and for re-formatting the messages in a high speed format for communication with the computer.

Description

1 TITLE OF THE INVENTION GROUP BASED NETWORK SYSTEM AND METHOD OF USING SAME

CROSS-REFERENCE TO RELATED APPLICATIONS

Not Applicable STATEMENT REGARDING FEDERALLY SPONSORED

RESEARCH OR DEVELOPMENT Not Applicable

REFERENCE TO A "MICROFICHE APPENDIX" Not Applicable BACKGROUND OF THE INVENTION

Technical Field

The present invention relates in general to a group based network system and a method of using it. It more particularly relates to a group based video gaming network system and method, which enables a large group of users to play a pari- mutuel and other games utilizing a large group of video gaming machines in a highly efficient and effective manner. Background Art

Video gaming machines have become popular, and enable users to play a variety of different types of games, such as video poker. The video game machines are challenging and interesting to the user, and enable the users to wager and win individual games as well as special jackpot pools.

As one example of how video gaming machines are employed, video gaming machines have enabled users to play pari-mutuel games on a given machine. For example, reference may be made to the co-pending U.S. patent application entitled "PARI-MUTUEL GAMING SYSTEM AND METHOD OF USING SAME," Serial

No. 08/784,283, filed January 16, 1997, now U.S. patent , and incorporated herein by reference. The game enables a portion of the money deposited by the user or each game play to be added to a jackpot pool or other large prize to be paid upon the achievement of a certain event. In this manner, when other users play the same machine, the jackpot prize continues to accumulate for every payment for a game play, until someone wins the jackpot pool.

Such a pari-mutuel game can also be played utilizing a large number of video gaming machines, at the same location or distributed amongst other locations. In this regard, a common jackpot pool for a large number of machines can accumulate more rapidly, and thus the larger size jackpot pool is more entertaining and rewarding to the users.

However, in order to effectively update the large number of video gaming machines in real time without unwanted delays to enable all of the users to know simultaneously the current value of the jackpot prize, high speed networks must be employed. In this regard, each video game is played at an average of about four to about eight seconds per game. When there are a large number of such games, such as 1,000 to 1500 such games being played simultaneously with a pari-mutuel prize, large amounts of information must be distributed continuously to each one of the machines simultaneously to update the prize pool. Such a high speed accurate network arrangement for video gaming machines has been heretofore unattainable. While it would be highly desirable to have such a high speed pari-mutuel operation for a large number of video gaming machines, it would also be desirable, at the same time, to be able be obtain bulk information, such as the book information, for each video gaming machine. In this regard, it would be highly desirable to be able to access such information, even while the games are being played. Also, such a system should enable video gaming machines to be taken offline for removal of cash drops therefrom or for repairs, in a convenient manner without disrupting the play of other on-line video gaming machines. It would also be advantageous to have an open architecture system, whereby additional video gaming machines can be added to the system, without adversely affecting the overall operation of the system W wOυ 9v9^y/^/5s4-ⁱ0u1n 1 PCT/US99/08316

3

SUMMARY OF THE INVENTION Therefore, the principal object of the present invention is to provide a new and improved group based network system and a method of using it, wherein machines such as video gaming machines can be networked for pari-mutuel or other games so that a large group of video gaming machines can be played simultaneously and all of the games can be updated with current information in real time almost instantaneously without unwanted delays.

Another object of the present invention is to provide such a new and improved video gaming machine and method, wherein additional video gaming machines can be added to the system without degrading the overall performance of the system.

Still another object of the present invention is to provide a new and improved video gaming system and method of using it, wherein large amounts of data can be obtained remotely from selected video gaming machines, even during the playing of the pari-mutuel games.

Briefly, the above and further objects of the present invention are realized by providing a new and improved group based network system and a method of using it, wherein an improved high-speed network arrangement facilitates the simultaneous playing of pari-mutuel and other games by a large group of video gaming machines. Bulk information, such as the video gaming machine book information, for each machine can be remotely accessed, even during the playing of the pari-mutuel game. The novel network system provides an open architecture concept to permit the addition of new video gaming machines without degrading performance of the system. A group based system and method of using it are disclosed, and relate to a group of video gaming machines enabling users to play pari-mutuel and other video games with all other users of the group simultaneously. A bus converter interconnects each one of the video gaming machines to a bus network, and a concentrator controller connects a computer in communication with the bus network for enabling the video gaming machines to upload current game information continuously to the computer in real time for updating pari-mutuel jackpot information and for downloading current pari-mutuel jackpot information to each one of the video gaming machines in real time. The bus converter provides for low speed messages from the video gaming machines and for re-formatting the messages in a high speed format for communication with the computer.

BRIEF DESCRIPTION OF DRAWINGS The above mentioned and other objects and features of this invention and the manner of attaining them will become apparent, and the invention itself will be best understood by reference to the following description of the embodiment of the invention in conjunction with the accompanying drawings, wherein:

FIG. 1 is a block diagram of the group based network system, which is constructed in accordance with the present invention;

FIG. 2 and 3 are flow chart diagrams of the method of controlling the system of FIG. 1;

FIGS. 4 and 5 when arranged as showing in FIG. 6, is a symbolic block diagram of a bus converter; and

FIGS. 7-11, when arranged as shown in FIG. 12, comprise a symbolic block diagram of a concentrator controller of the system of FIG. 1. BEST MODE FOR CARRYING OUT THE INVENTION

The invention will now be described in accordance with the following outline:

A. SYSTEM GENERAL DESCRIPTION

B. SYSTEM COMMUNICATION

C. BUS NETWORK CONVERTER D. GROUP CONCENTRATORCONTROLLER

E. I²C BUS NETWORK DETAILED DESCRIPTION Thus, the following detailed description is organized in the foregoing manner. A. SYSTEM GENERAL DESCRIPTION Referring now to the drawings, and more particularly to FIG. 1 thereof there is shown a group based network system 110, which is constructed in accordance with the present invention, and which is used in the preferred form of the invention as a group based network video gaming system to enable a large number of users to play video games simultaneously. The group based network system 110 generally comprises a series of concentrator groups, such as the concentrator groups 112 and 114, each including a group of video gaming machines, such as the video gaming machines 115, 117, 120 and 122 of the concentrator group 112. The video gaming machines may be of the type as disclosed in the forementioned co-pending U.S. patent application, now U. S. patent .

Considering now the concentrator group 112 in greater detail, it being understood that the other concentrator groups being similar to it, a set of bus network converters such as converters 116, 118, 121 and 123 interconnect their respective video gaming machines, such as the respective machines 115, 117, 120 and 122, to a group bus network 125 in a daisy chain configuration. A group concentrator computer 127 is connected via a group concentrator controller 129 to the group bus 125 in the daisy chain configuration with the other converters for the gaming machines. As indicated in FIG. 1, the concentrator controller 129 supplies voltage and ground potential for the devices connected to the bus 125, and data SDA and clock SCL information are connected in parallel via each device connected to the bus 125 in accordance with I²C protocol. The computer 127 is preferably a personal computer, and the controller 129 is a card mounted therein. The group concentrator computer 127 services up to 32 video gaming machines within the same concentrator group 112 in the preferred form of the invention, but it is to be understood that a larger or smaller number of machines may be included in each group. Additional video gaming machines (not shown) can be added to the bus 125 in an open architecture configuration. Similarly, additional concentrator groups (not shown) can also be added. In accordance with the present invention, the group concentrator computer 127 and its controller 129 can be connected at any point along the group bus network 125, and also if preferred, can be interconnected to the bus 125 at the end of the daisy chain of video gaming machine converters. In the preferred form of the invention as shown and described herein, the controller 129 is connected intermediate the ends of the bus network 125.

A host server computer 132 communicates via a high speed host bus 134 with the concentrator computers of each one of the concentrator groups. A group of personal computers 136, 138, 141 and 143 are connected to the high speed host bus 134 to enable access to the host computer 132 for generating reports as required, and also to perform other administrative functions in connection with the system 110.

In operation, when the video gaming machines games are being played, game information is uploaded from the video gaming machines via the concentrator computers of each concentrator group to the host computer. The host computer, in turn, includes software for utilizing the gaming information to update jackpot information and other information required by the video gaming machines. In this manner, the jackpot information and other information can be updated in real time, and then supplied from the host computer via the concentrator computers to the individual ones of the video gaming machines. Thus, a pari-mutuel game can be played as more completely described in greater detail in the aforementioned co- pending U.S. patent application.

The game information provided by the video gaming machines being played is supplied at a low speed, such as 9600 baud to its converter. The converter is then operated together with the controller utilizing I C protocol to communicate at 90,000 baud via the I²C bus network 125.

The host bus 134 is a conventional computered network bus, such as Ethernet, which operates at a high rate of speed, such as 10 Meg baud. In this manner, a large number of slower speed video gaming machines can communicate with a single host computer, even though the individual video gaming machines are operating at a relatively low rate of speed. The group I²C bus network serves as a bridge between the relatively low speed video gaming machines and the high speed host bus. Thus, in accordance with the present invention, the host bus 134, together with the intermediate speed I²C bus network 125, enable large volumes of data to be communicated continuously between the host computer and the large number of slow speed video gaming machines interactively.

B. SYSTEM COMMUNICATION Referring now to FIG. 2, there is shown the operation of the controller down loading a message originating from the host computer 134 via the concentrator computer 127 to a video gaming machine under the control of the I C protocol for the bus network 125. As indicated at 211, a communication session is commenced by first determining whether the group bus network is ready to accept a message as indicated at 213. If the bus network 125 of the group 112 is not ready for a message to be sent due to the fact that a message is already being communicated via the bus network, then there is a loop back to the start position at 211 to allow for a re-try for sending the message. The operation is repeated until the bus network 125 is available to transmit a message.

Once ready, as indicated at 215, the next message in the queue is then serviced. In this regard, it will be assumed that the controller 129 has a computer message to be sent from its concentrator computer 127 which received it from the host computer 132 via the high speed bus 134, and that computer message is the next available message in the queue. As a result, that computer message is then prepared to be sent. In this regard, a header and checksum is added to the message to prepare a data packet for transmission over the bus network 125. The header includes the address of a desired one of the video game machine converters, or alternatively, the header address can include a broadcast mode where every one of the video gaming machine converters will receive and utilize the message to be sent.

Since the group bus network 125 is now available, the computer message is thus transferred from the memory (not shown) in the concentrator computer to the controller, which in turn adds the header and checksum. From there, the packet is transmitted over the group bus network to the desired one or more of the video gaming machine converters. Once the packet is received by the appropriate one or more of the converters, acknowledgment messages are returned over the group bus network back to the controller 129 to indicate that the message has been received. As indicated at 217, the data packet is parsed by deleting the header and the checksum from the computer message so that it can be utilized by the video gaming machine. The message can be in the form of a serial RS 232 serial bit message.

The serial RS 232 message is then, in turn, sent to the video gaming machine. As indicated at 222, the messages are arranged in a queue and once the video gaming machine is ready to receive the next message, the message is sent when the next available message in the queue is serviced as indicated at 224.

Considering now a message being sent from a video gaming machine to the group concentrator controller 129 with reference to FIG. 3, the operation starts at 312 and a decision is made whether or not a message is present from a video gaming machine such as the video gaming machine 117 via its converter 118. In this regard, once a serial message is sent from the video gaming machine 117 to the converter 118, as indicated at 316, the message is formatted by adding a header and a checksum to assemble a packet for transmission via the group bus network 125. It is first determined whether the bus 125 is ready. If it is not ready, the determination is made repeatedly until the bus becomes available for the transmission of the next available message to be sent. Once the bus 125 becomes available, the first available packet in the queue is sent via the bus 125 to the group concentrator controller 129. As indicated at 323, the received packet at the controller 129 is parsed by deleting the header and checksum. Thereafter, the message is transferred to the group concentrator computer 127. The message is then sent from the computer 127 via the host bus 134 to the host server computer 132. Thus, all of the video gaming machines of the concentrator group 123 are continuously sending messages via the group concentrator computer 127 to the host server computer 132. The host server computer 132 is similarly receiving messages from all of the video gaming machines of all the concentrator groups. By receiving such information via the high speed host bus 134, the computer 132 can, amongst other things, compute jack pot pool information currently in real time, and then down load the updated information in a reverse direction via the host bus 134 to each one of the bus concentrator groups via their individual group concentrator computers and controllers to each one of the bus converters and their individual video gaming machines. In this manner, each video gaming machine then is being updated continuously with current updated information based upon sessions occurring in each one of the video gaming machines as they are being played.

C. BUS NETWORK CONVERTER Considering now the bus network converter 118 with reference to FIGS. 4 and 5, it being understood that each one of the other converters are of a similar construction, the converter 118 may have a pair of video gaming machine port 410 and 412 coupled to a micro-controller 514 which includes an imbedded programmable read-only-memory (not shown) for controlling the operation of the converter 118. The port 410 is an RS 232 serial port, and the port 412 is an RS 422 port. An RS 232 interface 421 interconnects the port 410 with the micro-controller 514. Similarly, an interface 422 interconnect the port 412 with the micro- controller 514. Both interfaces are connected to the pins 11, 13 and 14 of the micro-controller 514.

A pair of ports 510 and 512 are connections to the group bus network 125. In this regard, the port 512 is connected via the bus network 125 to the converter 116, and the port 510 is connected to the group concentrator controller 129. It should be understood that the port 510 could also be connected to another converter. A pair of bi-directional bus drivers 516 and 518 are connected between input/output pins 8 and 9 of the micro-controller 514 and the ports 510 and 512 to the group bus network 125. The bus drivers 516 and 518 provide a proper level of current for the 10 bus network 125. In this regard, a pair of current limiting resistors 521 and 523 are connected between the respective bus drivers 516 and 518 and a voltage source VCC in the form of a voltage regulator 432 having the regulated and capacitance filtered output VCC. A reset circuit generally indicated at 423 includes a pair of transistors 525 and

527. The transistor 525 is reset from the bus 125 via pin 5 of either the port 510 or the port 512. When energized, the transistor 425 conducts to extend a signal to a reset pin 10 of the micro-controller 514 to reset it remotely via the bus 125.

When a jumper 2-3 is selected of a jumper block 129, a reset signal from the video gaming machine 117 via the port 412 and the interface 422 causes the transistor 427 to conduct for sending a signal to the reset pin 10 of the microcontroller 514 for resetting it from the video gaming machine 117.

A pair of external power supply jacks 434 provide an external source of power for the voltage regulator 432 to energize the converter 118. In this regard, the video gaming machine 117 and its converter 118 can be disconnected from the bus 125, and yet the bus 125 can remain functional.

A set of trouble indicators 125 are energized by the micro-controller 514. A crystal 527 sets the baud rate for the micro-controller 514. A jumper block 529, when suitably connected, determines the baud rate, and is connected to the pins 15 and 17 for the micro-controller 514.

11

D. GROUP CONCENTRATORCONTROLLER

Considering now the group concentrator controller 129 with reference to FIGS. 7-11 of the drawings, as arranged as shown in FIG. 12, the controller 129 includes a concentrator computer ISA port bus indicated at 710 and 810 for enabling the concentrator computer 127 to communicate in parallel form with an I²C UART unit 911 being programmed for the I²C protocol to help control the asynchronous serial transfer of information along the group bus network 125. A pair of bus ports 1113 and 1115 are connected via the bus 125 to the respective converters 118 and 121. A pair of bi-directional bus drivers 1110 and 1111 interconnect the data port SDA and the clock port SCL of the UART unit 911 with pins 1 and 3 of both the bus ports 1113 and 1115 for communication along the bus 125.

In order to maintain a suitable current level for all of the converters connected to the bus 125, the pair of bi-directional bus drivers 1110 and 1111 are connected between the unit 911 and the pair of bus ports 1113 and 1115, which are connected via the bus network 125 to the respective converters 118 and 121. For this purpose, a constant current source generally indicated at 1120 including transistors 1122 and 1124 provides a constant current at respective pins 1 and 3 for the group bus 125 for the respective bi-directional bus drivers 1110 and 1111. The transistors 1122 and 1124 enable a fast rise time to be achieved by the transition of binary signals on the data lead SDA and the clock lead SCL respectively. In this regard, a one microsecond rise time can be realized, even when the converters are spaced widely apart from one another.

It should be understood that the controller 129 enables bi-directional communication of messages between the group concentrator computer 127 and the converters for the individual video gaming machines. In order to achieve this interchange of messages, messages from the computer 127 are sent in a parallel manner to the UART unit 911, which in turn sends the messages in serial form via synchronous transmission via the bus 125 to either a selected one of the gaming 12 machines, or to all of them simultaneously. In such an operation, the controller 129 is operating as a master, and one or more of the converters are acting as slaves.

In accordance with the present invention, the direction of communication can be reversed when one or more of the converters act as masters and send serial video gaming machine messages to the controller 129 via the bus 125, which in turn sends the message to the computer 127 in parallel format via the ISA bus ports 710 and 810 under the control of the I²C UART unit 911.

Considering now the communication path between the computer port 710 and the UART unit 911, parallel message data D0-D7 is communicated between pins Al- A9 of the ISA port 710 and respective pins 7, 8, 9, 11, 12, 13, 14 and 15 of the unit 911 in a bi-directional manner. The address information A2-A9 of the message is supplied from the ISA port to the respective inputs 2, 4, 6, 8, 11, 13, 15 and 17 of the matching decoder 712. When a P=Q match occurs, a NAND gate 913 is enabled to activate pin 17 of the UART unit 911 via the inverter 915 to enable the parallel data D0-D7 to be supplied to it.

The unit 911 includes WR pin 18 and RD pin 16 for write and read operations respectively. Decode registers 812 comprising registers 814, and 816 receive address information from the computer port to a NDR gate 1000 and a NAND gate 1001.

The flip-flops 1003 and 1005 de-code the initiation of a reset. A NAND gate 1007 responds to the flip-flop 1003 to reset the UART unit 911 at a reset pin 19. A reset circuit generally indicated at 1117 is connected to the pins 5 for the bus ports 1113 and 1115 for generating a bus reset signal BUSRST for resetting the bus 125. The circuit 1117 includes a transistor 1119 controlled by the flip-flop 1005, which responds to the reset signal from the computer 127 for resetting the bus 125. An inverter gate 917 supplies an interrupt signal from an interrupt pin 5 of the

UART unit 911 via a jumper block 818 to pins B21, B22, B23, B24, B35 and B4 of the ISA port 810 for transmission to the computer 127 to indicate that a message is ready on the parallel data lines. 13

An external power connector 716 enables power to be connected to the controller 129 if needed. A filter 1126 is employed for regulating the power supply to the constant current generator 1120.

E. I²C BUS NETWORK DETAILED DESCRIPTION The operation of the I C bus network 125 of the system 110 will now be described.

Bus network 125 is an 1²C bus network, which is a two wire, serial data (SDA) and serial clock (SCL) bus, to carry information between the devices connected to the bus. Each device is recognized by a unique address - whether its a micro-controller, LCD driver, memory or keyboard interface. Each device, whether a converter or controller can operate as either a transmitter or receiver, depending on the function of the device. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The 1²C bus network 125 is a multi-master bus. This means that more than one device capable of controlling the bus can be connected to it. Consider now the case of a data transfer between two devices connected to the 1 C bus network. The master-slave and receiver-transmitter relationships will now be considered relative to the 1²C bus network 125. It should be noted that these relationships are not permanent, but only depend on the direction of data transfer at that time. The transfer of data proceeds as follows:

1. Suppose device A sends information to device B : device A (master), address device B (slave) - device A (master-transmitter), sends data to device B (slave- receiver) device A terminates the transfer.

2. If device A desires to receive information from device B : device A (master) addresses device B (slave) 14 device A (master-receiver) receives data from device B (slave- transmitter) device A terminates the transfer. Even in this case, the master (device A) generates the timing and terminates the transfer.

The possibility of connecting more than device to the 1²C bus network means more than one master could try to initiate a data transfer at the same time. To avoid the imscommunication that might ensue from such an event, an arbitration procedure is employed. This procedure relies on the wired - AND connection of all 1 C interfaces to the 1²C bus network 125.

If two or more masters try to send information onto the bus, the first to produce a "one" when the other produces a "zero" will lose the arbitration. The clock signals during arbitration are a synchronized combination of the clocks generated by the master's using the wired AND connection to the SCL line. Generation of clock signals on the 1²C bus network 125 is always the responsibility of master devices; each master generates its own clock signals when transferring data on the bus. Bus clock signals from a master can only be altered when they are stretched by a slow-slave device holding down the clock line, or by another master when arbitration occurs. Both SDA and SCL lines are bi-directional lines, connected to a positive supply voltage via a pull-up resistor 1128 to ground (see FIG. 11) in the controller 129. When the bus is free, both lines are HIGH The output stages of devices connected to the bus must have an open-drain or open-collector in order to perform the wired AND function. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Within the procedure of the 1²C bus network 125, unique situations arise which are defined as START and STOP conditions. 15

A HIGH to LOW transition on the SDA line while SCL is HIGH is one such unique case. This situation indicates a START condition.

A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition, START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus network 125 is considered to be free again a certain time after the STOP condition. The SDA line is sampled at least twice per clock period in order to sense the transition.

Every byte provided to the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an acknowledged bit. Data is transferred with the most significant bit (MSB) first. If a receiver cannot receive another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL LOW to force the transmitter into a wait state. Data transfer then continues when the receiver is ready for another byte of data and releases clock line SCL. In some cases, a different format from the 1²C bus network format is permitted. A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte, in this case, no acknowledge is generated.

Data transfer with acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse.

The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. Setup and hold times must also be taken into account. Usually, a receiver which has been addressed is required to generate an acknowledge after each byte has been received except when the message starts with a CBUS address.

When a slave receiver fails to acknowledge the slave address (for example, when it is unable to receive because it is performing some real time function), the 16 data line must be left HIGH by the slave. The master can then generate a STOP condition to abort the transfer.

If a slave-receiver does acknowledge the slave address but some time later in the transfer can not receive anymore data bytes, the master must again abort the transfer. This is indicated by the slave generating the "not acknowledge" on the first byte to follow. The slave leaves the data line HIGH and the master generates the

STOP condition.

If a master-receiver is involved in a transfer, it must signal the end of the data to the slave transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave transmitter must release the data line to allow the master to generate the STOP condition.

All masters generate their own clock on the SCL line to transfer messages on the 1²C bus 125. Data is only valid during the HIGH period of the clock. A defined clock is therefore needed for a bit-by-bit arbitration procedure to take place. Clock synchronization is performed using the wired AND connection of 1²C converters to the SCL line. This means that a HIGH to LOW transition on the SCL line causes the devices concerned to start counting off their LOW period and, once a device clock has become LOW, it holds the SCL line in that state until the clock

HIGH state is reached (FIG. 9). However, the LOW to HIGH transition of this clock may not change the state of the SCL line if another clock is still within its LOW period. The SCL line is therefore held LOW by the device with the largest LOW period. Devices with shorter LOW periods enter a HIGH wait state during this time. When all devices concerned have counted off their LOW period, the clock line is released and goes HIGH. There will then be no difference between the device clocks and the state of the SCL line, and all the devices will start counting their

HIGH periods. The first device to complete its HIGH period will again pull the SCL line LOW. 17

In this manner, a synchronized SCL clock is generated with its LOW period determined by the device with the longest clock LOW period, and its HIGH period determined by the one with the shortest clock HIGH period.

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition within the minimum hold TIME (t_Hosτ_A) of the START condition which results in a defined START condition to the bus. Arbitration takes place on the SDA line, while the SCL line is at the HIGH level, in such a way that the master which transmits a HIGH level, while another master is transmitting a LOW level will switch off its DATA output stage because the level on the bus does not correspond to its own level.

Arbitration can continue for many bits, its first stage is comparison of the address bits. If the masters are each trying to address the same device, arbitration continues with comparison of the data. Because address and data information on the 1²C bus network 125 is used for arbitration, no information is lost during this process. A master which loses the arbitration can generate clock pulses until the end of the bytes in which it losses the arbitration.

If a master also incorporates a slave function and it loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must therefore switch over immediately to its slave-receiver mode. There may be an arbitration between two or more masters involved in an arbitration procedure (depending on how many masters are connected to the bus). The moment there is a difference between the internal data level of the master generating DATA and the actual level on the SDA line, its data output is switched off, which means that a HIGH output level is then connected to the bus. This will not affect the data transfer initiated by the winning master.

Since control of the 1²C bus network 125 is decided solely on the address and data sent by competing masters, there is no control master, nor any order of priority on the bus 125. Special attention must be paid if, during a series transfer, the arbitration procedure is still in progress at the moment when a repeated START 18 condition or a STOP condition is transmitted to the 1²C bus network 125. It is possible for such a situation to occur. The masters involved must send this repeated START condition or STOP condition at the same position in the format frame. In other words, arbitration is not allowed between: - A repeated START condition and a data bit

A STOP condition and a data bit A repeated START condition and a STOP condition In addition to being used during the arbitration procedure, the clock synchronization mechanism can be used to enable receivers to cope with fast data transfers on other bytes level or a bit level. On the byte level, a device may be able to receive bytes of data at a fast rate, but requires more time to store a received byte or prepare another byte to be transmitted. Slaves can then hold the SCL line LOW after reception and acknowledgment of a byte to force the master into a wait state until the slave is ready for the next byte transfer in a type of handshake procedure. On the bit level, a device can slow down the bus clock by extending each clock LOW period. The speed of any master is thereby adapted to the internal operating rate of this device.

While particular embodiments of the present invention have been disclosed, it is to be understood that various different modifications are possible and are contemplated within the true spirit and scope of the appended claims. There is no intention, therefore, of limitations to the exact abstract or disclosure herein presented.

Claims

19CLAIMS What is claimed is:

1. A video gaming system, comprising: a group of video gaming machines for enabling users to play video gaming with all other users of said group ; group bus network means for coupling each one of said video gaming machines in communication; bus converter means for interconnecting each one of said video gaming machines in communication with said group bus network means to enable additional like video gaming machines to be connected to said bus means; computer means connected in communication with said bus network means for communicating with said video gaming machines via said bus network means; and concentrator controller means coupling said computer means and said bus network means in communication for enabling said video gaming machines to upload current game information continuously to said computer means in real time to update gaming information and for downloading current updated gaming information to each one of said video gaming machines in real time simultaneously.

2. A video gaming system according to claim 1, wherein said computer means for sending request messages via said bus network means to said video gaming machines regarding book information, said video gaming machines uploading book information via said bus network means to said computer means.

3. A video gaming system according to claim 2, wherein said video gaming machines include means for uploading both current gaming information and said book information substantially simultaneously.

4. A video gaming system according to claim 1, wherein said computer means includes a concentrator computer connected in communication with said concentrator controller means for communication with said group of video gaming machines, and a host computer for communicating with said concentrator computer. 20

5. A video gaming system, comprising: a plurality of groups of video gaming machines for enabling users to play video games with all other users of said groups simultaneously; each one of said groups including group bus network means for coupling each one of said video gaming machines of its group in communication; bus converter means for interconnecting each one of said video gaming machines in communication with said group bus network means in a daisy chain configuration to enable additional like video gaming machines to be connected to said group; a concentrator computer coupled in communication with said group bus network means for communicating with said group gaming machines via said group bus network means; concentrator controller means connecting said concentrator computer and said group bus network means in communication for enabling said group video gaming machines to upload current gaming information continuously to said computer in real time to update gaming information and for downloading current gaming information to each one of said group video gaming machines in real time; a host computer for communicating with all of the groups of said video gaining machines to participate in the playing of the video games simultaneously; and concentrator bus means interconnecting said group concentrator computer in communication with said host computer.

6. A video gaming system according to claim 5 wherein said video gaming machines each sending low speed game information messages at each game play to said converter means, said converter means for re- sending said game information messages at an intermediate speed over said bus network means to said converter means, said converter means for sending said messages to said concentrator computer, said concentrator computer for sending said messages to said host computer at a high-speed over said concentrator bus means. 21

7. A video gaming system, comprising: a group of video gaming machines for enabling users to play video games with all other users of said group; bus network means for coupling each one of said video gaming machines in communication; bus converter means for interconnecting each one of said video gaming machines in communication with said bus means enable video gaming machines communicate via said bus network means; computer means connected in communication with said bus network means for communicating with said video gaming machines via said bus network means to determine current gaming information; and said bus converter means including means for receiving low speed gaming information messages from its video gaming machine and for re-sending said messages over said intermediate speed bus means for communication with said computer means to update said gaming information.

8. A video gaming system according to claim 7, wherein said bus network means enabling said video gaming machines to function as individual masters and said computer means to function as a slave.

9. A video gaming system according to claim 8, wherein said bus network means enabling said computer means to function as a master to download updated gaming information to said video gaming machines functioning as slaves.

10. A video gaming system according to claim 9, wherein said computer means requesting the sending of messages over said bus network means, said bus network means enabling a next one of said messages to be sent when said bus network means becomes available.

11. A video gaming system according to claim 10, wherein said bus network means functioning according to an PC protocol.

12. A method of playing video games, comprising: enabling users to play video games with other users; 22 coupling a group of said video gaming machines in communication; interconnecting each one of said video gaming machines in communication with group bus network means to enable additional like video gaming machines to be connected to said bus network means; communicating with said bus network means for, in turn, communicating with said video gaming machines via said bus network means; and coupling computer means and said bus network means in communication for enabling said video gaming machines to upload current gaming information continuously to said computer means in real time for update purposes and for downloading current updated gaming information to each one of said video gaming machines in real time.

13. A method according to claim 12, further including sending request messages via said bus network means to said video gaming machines regarding book information, said video gaming machines uploading book information via said bus network means to said computer means.

14. A method according to claim 13, further including uploading both current gaming information and said book information substantially simultaneously.

15. A group based network system, comprising: a plurality of groups of machines for enabling users of each machine to communicate with all other machines of said groups; each one of said groups including group bus network means for coupling each one of said machines of its group in communication; bus converter means for interconnecting each one of said machines in communication with said group bus network means in a daisy chain configuration to enable additional like machines to be connected to said group; a concentrator computer coupled in communication with said group bus network means for communicating with said group machines via said group bus network means; 23 concentrator controller means connecting said concentrator computer and said group bus means in communication for enabling said group machines to upload current machine information continuously to said computer in real time for updating purposes and for downloading current machine information to each one of said machines in real time; a host computer for communicating with each one of said group concentrator computers for enabling all of the groups of said machines to participate and communicate with one another in real time; and concentrator bus means interconnecting said group concentrator computer in communication with said host computer.

16. A system according to claim 15, further including means for sending low speed machine information messages at each machine operation to said converter means, said converter means for re-sending said machine information messages at an intermediate speed over said bus network means to said converter means, said converter means for sending said messages to said concentrator computer, said concentrator computer for sending said messages to said host computer at a highspeed over said concentrator bus means.

17. A method of networking machines, comprising: coupling a group of machines in communication; interconnecting each one of said machines in communication with bus network means to enable the machines to communicate via said bus network means; communicating with said video gaming machines via said bus network means to determine current gaming information; and receiving low speed gaming information messages from video gaming machines and for re-sending said messages over intermediate speed bus means for communication with computer means to update said machine information.

18. A method according to claim 17, further including enabling said machines to function as individual masters and said computer means to function as a slave. 24

19. A method according to claim 18, further including enabling said computer means to function as a master to download updated machine information to other ones of said machines functioning as slaves.

20. A method according to claim 19, further including requesting the sending of messages over bus network means, said bus network means enabling a next one of said messages to be sent when said bus network means becomes available.

21. A method according to claim 20, further including enabling said bus network means to function according to an PC protocol.