WO1999056311A1 - Mos transistor with shield coplanar with gate electrode - Google Patents
Mos transistor with shield coplanar with gate electrode Download PDFInfo
- Publication number
- WO1999056311A1 WO1999056311A1 PCT/US1999/009143 US9909143W WO9956311A1 WO 1999056311 A1 WO1999056311 A1 WO 1999056311A1 US 9909143 W US9909143 W US 9909143W WO 9956311 A1 WO9956311 A1 WO 9956311A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- gate
- electrode
- region
- oxide
- gate oxide
- Prior art date
Links
- 238000000034 method Methods 0.000 claims description 24
- 229910052751 metal Inorganic materials 0.000 claims description 20
- 239000002184 metal Substances 0.000 claims description 20
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 13
- 229920005591 polysilicon Polymers 0.000 claims description 13
- 239000000758 substrate Substances 0.000 claims description 8
- 238000000151 deposition Methods 0.000 claims description 7
- 229910052710 silicon Inorganic materials 0.000 claims description 7
- 239000010703 silicon Substances 0.000 claims description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 206010010144 Completed suicide Diseases 0.000 claims description 2
- 239000002019 doping agent Substances 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 claims description 2
- 238000002161 passivation Methods 0.000 claims description 2
- 238000000137 annealing Methods 0.000 claims 1
- 238000005530 etching Methods 0.000 claims 1
- 239000002784 hot electron Substances 0.000 abstract 1
- 230000005684 electric field Effects 0.000 description 5
- 239000007943 implant Substances 0.000 description 5
- 150000004767 nitrides Chemical class 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 238000002347 injection Methods 0.000 description 4
- 239000007924 injection Substances 0.000 description 4
- 239000005380 borophosphosilicate glass Substances 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- XHXFXVLFKHQFAL-UHFFFAOYSA-N phosphoryl trichloride Chemical compound ClP(Cl)(Cl)=O XHXFXVLFKHQFAL-UHFFFAOYSA-N 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical group [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910019213 POCl3 Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
Definitions
- This invention relates generally to metal-insulator-silicon field effect transistors (MISFETS), and more particularly the invention relates to a MISFET or MOSFET having a gate-drain shield positioned adjacent to and coplanar with the gate electrode.
- MISFETS metal-insulator-silicon field effect transistors
- the lateral double diffused metal-oxide-silicon field effect transistor (LDMOS) is used in power amplifiers for wireless applications such as in cellular telephones.
- LDMOS lateral double diffused metal-oxide-silicon field effect transistor
- the gate-to-drain feedback capacitance (Cgd or Crss) of any MOSFET device must be mixiimized in order to maximize RF gain and minimize signal distortion.
- C gd is critical since it is effectively multiplied by the voltage gain of the device as follows:
- C effective C M (1 +gm RJ where gm is the transconductance and R L is the load impedance of the device.
- Weitzel 5,119, 149 discloses a two-layered gallium arsenide structure and process in which a shield electrode is positioned adjacent to the gate but is not at the same level as the gate. Thus the gate-drain capacitance under the gate electrode is not optimally reduced. Also, the shield is not self-aligned to the gate and can cause variable shielding due to misalignment. 2
- the present invention is directed to providing a lateral shield in an MOSFET power device including an extended drain MOSFET, a lateral DMOS transistor, and a vertical DMOS transistor using processes which are readily implementable.
- the gate to drain feedback capacitance of a MOSFET device is reduced without increasing the input capacitance of the device. Reliability is improved by lowering the surface electric field at the gate and reducing hot carrier electron injection to the gate oxide.
- the linearity of the device can be modulated by voltage biasing a shield electrode adjacent to the gate electrode. Further, fabrication of the device permits low cost and simple processing.
- a lateral shield is formed between the drain and gate with at least part of the shield formed on the gate oxide layer coplanar with the gate electrode.
- the shield can comprise the same material as the gate and can be fabricated in self-alignment with the gate to minimize and control shield to gate spacing.
- a typical shield length can be 0.5 to 5.0 microns with shield to gate spacing of 0.1 to 2.0 microns.
- the shield electrode can be connected to AC ground for terminating an electric field from the drain and thereby decouple the gate electrode for reduced C gd .
- the shield electrode can have a DC bias voltage to allow modulation of the device linearity.
- FIGs. 1A-1E are section views illustrating steps in fabricating a LDMOS transistor with shield electrode in accordance with one embodiment of the invention.
- Fig. 2 is a section view of another embodiment of the LDMOS transistor structure.
- Fig. 3A-3E are section views illustrating steps in fabricating a LDMOS with shield electrode in accordance with another embodiment of the invention. 3
- Figs. 4A-4D are section views illustrating steps in fabricating a LDMOS with shield electrode in accordance with yet another embodiment of the invention.
- Figs 5A-5C are section views illustrating steps in fabricating a LDMOS with shield electrode in accordance with another embodiment of the invention. DESCRIPTION OF THE PREFERRED EMBODIMENT
- Figs. 1A-1E are section views illustrating steps in fabricating a LDMOS with shield electrode in accordance with one embodiment of the invention.
- a p+ silicon substrate 10 has a p- epitaxial layer 12 formed there on with an N-doped well 14 formed in the epitaxial layer 12.
- a field oxide 16 is grown adjacent to the device region in the N well. Standard field oxidation is employed and an optional deep sinker can be realized for a grounded source LDMOS device.
- the N-drain region can be formed before or after the field oxidation.
- a deep P+ implant 18 is formed, and a gate oxide 20 is then grown on the device surface.
- the oxide can be on the order of 100A to 1000A with a thickness of 500-700 A preferred.
- a polysilicon layer is deposited and doped by ion implantation or by diffusing a dopant such as POCl 3 .
- a polycide deposition can be placed on the polysilicon to lower gate resistivity.
- the polysilicon layer is then masked with gate 22 and shield 24 formed by selective etchant.
- a P channel mask, implant and drive-in form the channel region 26.
- N+ source region 30 and drain region 32 are implanted and annealed, and then a dielectric deposition 34 is formed over the surface of the device.
- the dielectric is preferably BPSG with reflow preferred, or an oxide/nitride stack.
- the device is completed as shown in Fig. IE by using a contact mask and etch followed by metalization to form the source metal 36, drain metal 38, shield metal 40, and gate metal 42.
- the shield electrode and gate electrode are both formed on the gate oxide layer 20.
- a polycide stack such as tungsten suicide on polysilicon can be used for the gate and shield electrodes. As shown in the cross section of Fig. 2, this eliminates the need for gate metal and metal contact to the polysilicon gate. Further, no critical alignment of contact and metal to the polysilicon layer is required. Tighter geometry and shorter gate lengths are realized. 4
- Figs.3A-3E are section views illustrating another embodiment of the invention in which the shield electrode is situated on a graded oxide step formed in a LOCOS process.
- the gate side of the shield electrode is on the thin gate oxide for effective shielding while the drain side of the shield is on thick LOCOS oxide.
- Such a structure has the advantages of higher breakdown voltage and improved device reliability by lowering the surface electric field at the shield and thereby reducing any hot carrier injection of the shield.
- a P+ silicon substrate 50 again has a P-epitaxial layer, 52 thereon with and n-well 54 formed in the epi layer.
- Field oxide 56 is formed adjacent to the device region, and the surface of the device region is covered by a nitride layer 58 over a pad oxide 60 on the surface of N-well 54.
- a bump oxidation 62 is grown through the pad oxide to a thickness of 1000 to 8000A, and the nitride and pad oxide are then stripped.
- a deep P + implant 64 is formed to improve device ruggedness, and gate oxide 66 is then grown on the surface of the N-well to a thickness of 100 to 1000A.
- a polysilicon layer is deposited and doped, with polycide optionally formed there over. The polysilicon layer is then masked and etched to form the gate electrode 68 and shield electrode 70 formed on the graded oxide.
- Fig. 3D the N+ source 72 and drain 74 are implanted and annealed , and then a dielectric deposition 76 (BPSG with reflow preferred, or oxide/nitride stack) is formed over the surface of the device. Finally, as shown in Fig. 3E source metal 78, drain metal 80, shield metal 82 are then formed.
- a dielectric deposition 76 BPSG with reflow preferred, or oxide/nitride stack
- Figs. 4A-4D are section views illustrating another process in forming a shield electrode on a graded oxide step.
- a thick oxide is grown and etched, and later a thin gate oxide is regrown. This process results in higher drain break-down voltage and improved device reliability by lowering the surface electric field at the shield thereby reducing any hot carrier injection to the shield.
- a P+ substrate 90 with a P- epitaxial layer 92 are again provided and an N-well 94 is formed in the surface of the epi layer.
- Field oxide 96 is formed by LOCOS process and then bump oxide 98 (1000 to 8000A) is grown on the N- well 94.
- the bump mask and bump etch uses a combination of isotropic and anisotropic to form a tapered step on the sides of the bump.
- a P+ mask and Boron implant forms the deep P+ implant 100 followed by growth of gate oxide 102 and polysilicon deposition.
- a 5 subsequent mask and etch form the gate electrode 104 on gate oxide 102 and the shield electrode 106 an gate oxide 102 and on bump oxide 98.
- source region 108 and drain region 110 are implanted using an N+ mask and then driven in, and a dielectric 112 (BPSG) is deposited and reflowed. Finally in Fig. 4D a contact mask and etch is followed by metalization, metal mask, and metal etch to form the source metal 112, drain metal 114, and shield metal 116.
- BPSG dielectric 112
- Figs. 5A-5C are section views illustrating steps in fabricating another embodiment of a LDMOS transistor with a shield electrode situated on a graded oxide formed by re-oxidation of the drain region after formation of the gate and the shield.
- This process has the advantages of providing self-aligned oxide under the shield edge and higher drain breakdown voltage. Device reliability is improved by lowering the surface electric field at the shield and thereby reducing any hot carrier injection to the shield.
- the polysilicon shield gate 120 and shield electrode 122 are formed on the gate oxide 124, and a nitride layer 126 is then deposited followed by a bump mask to defme an area for re-oxidation adjacent to the polysilicon shield electrode 122.
- the drain region of the device is re-oxidized at 128 to form a raised shield 122.
- the standard processing from channel mask to passivation as described above then provides the finished structure as shown in Fig. 5C.
Abstract
A MOS transistor including a gate electrode (22) on a gate oxide (20) over a channel region (26) between a source and drain region also includes a shield electrode (24) at least partially on the gate oxide (20) adjacent to, self-aligned with, and at least partially coplanar with the gate electrode (22) and between the gate electrode (22) and drain region. Placing the shield electrode (24) on the gate oxide (20) improves the gate-drain shielding, reduces the gate-drain capacitance, Cgd, and reduces hot electron related reliability hazard.
Description
MOS TRANSISTOR WITH SHIELD COPLANAR WITH GATE ELECTRODE
BACKGROUND OF THE INVENTION This invention relates generally to metal-insulator-silicon field effect transistors (MISFETS), and more particularly the invention relates to a MISFET or MOSFET having a gate-drain shield positioned adjacent to and coplanar with the gate electrode.
The lateral double diffused metal-oxide-silicon field effect transistor (LDMOS) is used in power amplifiers for wireless applications such as in cellular telephones. The gate-to-drain feedback capacitance (Cgd or Crss) of any MOSFET device must be mixiimized in order to maximize RF gain and minimize signal distortion. Cgd is critical since it is effectively multiplied by the voltage gain of the device as follows:
C effective = C M (1 +gm RJ where gm is the transconductance and RL is the load impedance of the device.
Heretofore the use of a source field plate to improve breakdown characteristics have been proposed for use with a LDMOS transistor. See for example, Okabe et al 4,172,260 and Adler et al 5,252,848. In each of these structures the source electrode is extended over the gate electrode and insulated therefrom to provide a Faraday shield. However, such a shield over the gate electrode does not optimize the gate-drain capacitance, Cgd, since the shield does not effectively screen out the Cgd component under the gate. Further, both structures require complex processing and are not suitable for use with vertical DMOS devices.
Weitzel 5,119, 149 discloses a two-layered gallium arsenide structure and process in which a shield electrode is positioned adjacent to the gate but is not at the same level as the gate. Thus the gate-drain capacitance under the gate electrode is not optimally reduced. Also, the shield is not self-aligned to the gate and can cause variable shielding due to misalignment.
2
The present invention is directed to providing a lateral shield in an MOSFET power device including an extended drain MOSFET, a lateral DMOS transistor, and a vertical DMOS transistor using processes which are readily implementable. SUMMARY OF THE INVENTION
In accordance with the present invention, the gate to drain feedback capacitance of a MOSFET device is reduced without increasing the input capacitance of the device. Reliability is improved by lowering the surface electric field at the gate and reducing hot carrier electron injection to the gate oxide. The linearity of the device can be modulated by voltage biasing a shield electrode adjacent to the gate electrode. Further, fabrication of the device permits low cost and simple processing.
Briefly, in a LDMOS transistor in which a gate electrode is formed on a gate oxide overlying a controlled channel between source and drain regions, a lateral shield is formed between the drain and gate with at least part of the shield formed on the gate oxide layer coplanar with the gate electrode. The shield can comprise the same material as the gate and can be fabricated in self-alignment with the gate to minimize and control shield to gate spacing. A typical shield length can be 0.5 to 5.0 microns with shield to gate spacing of 0.1 to 2.0 microns.
The shield electrode can be connected to AC ground for terminating an electric field from the drain and thereby decouple the gate electrode for reduced Cgd.
Alternatively, the shield electrode can have a DC bias voltage to allow modulation of the device linearity.
The invention and objects and features thereof will be more readily apparent from the following detailed description and dependent claims when taken with the drawings.
BRIEF DESCRIPTION OF THE DRAWINGS Figs. 1A-1E are section views illustrating steps in fabricating a LDMOS transistor with shield electrode in accordance with one embodiment of the invention.
Fig. 2 is a section view of another embodiment of the LDMOS transistor structure.
Fig. 3A-3E are section views illustrating steps in fabricating a LDMOS with shield electrode in accordance with another embodiment of the invention.
3
Figs. 4A-4D are section views illustrating steps in fabricating a LDMOS with shield electrode in accordance with yet another embodiment of the invention.
Figs 5A-5C are section views illustrating steps in fabricating a LDMOS with shield electrode in accordance with another embodiment of the invention. DESCRIPTION OF THE PREFERRED EMBODIMENT
Figs. 1A-1E are section views illustrating steps in fabricating a LDMOS with shield electrode in accordance with one embodiment of the invention.
In Fig. 1A a p+ silicon substrate 10 has a p- epitaxial layer 12 formed there on with an N-doped well 14 formed in the epitaxial layer 12. A field oxide 16 is grown adjacent to the device region in the N well. Standard field oxidation is employed and an optional deep sinker can be realized for a grounded source LDMOS device. The N-drain region can be formed before or after the field oxidation.
In Fig. IB a deep P+ implant 18 is formed, and a gate oxide 20 is then grown on the device surface. The oxide can be on the order of 100A to 1000A with a thickness of 500-700 A preferred.
In Fig. 1C a polysilicon layer is deposited and doped by ion implantation or by diffusing a dopant such as POCl3. A polycide deposition can be placed on the polysilicon to lower gate resistivity. The polysilicon layer is then masked with gate 22 and shield 24 formed by selective etchant. A P channel mask, implant and drive-in form the channel region 26.
Thereafter, as shown in Fig. ID, N+ source region 30 and drain region 32 are implanted and annealed, and then a dielectric deposition 34 is formed over the surface of the device. The dielectric is preferably BPSG with reflow preferred, or an oxide/nitride stack. The device is completed as shown in Fig. IE by using a contact mask and etch followed by metalization to form the source metal 36, drain metal 38, shield metal 40, and gate metal 42. In this embodiment the shield electrode and gate electrode are both formed on the gate oxide layer 20.
In a process similar to that illustrated in Figs. 1A-1E, a polycide stack such as tungsten suicide on polysilicon can be used for the gate and shield electrodes. As shown in the cross section of Fig. 2, this eliminates the need for gate metal and metal contact to the polysilicon gate. Further, no critical alignment of contact and metal to the polysilicon layer is required. Tighter geometry and shorter gate lengths are realized.
4
Figs.3A-3E are section views illustrating another embodiment of the invention in which the shield electrode is situated on a graded oxide step formed in a LOCOS process. The gate side of the shield electrode is on the thin gate oxide for effective shielding while the drain side of the shield is on thick LOCOS oxide. Such a structure has the advantages of higher breakdown voltage and improved device reliability by lowering the surface electric field at the shield and thereby reducing any hot carrier injection of the shield. In Fig 3 A a P+ silicon substrate 50 again has a P-epitaxial layer, 52 thereon with and n-well 54 formed in the epi layer. Field oxide 56 is formed adjacent to the device region, and the surface of the device region is covered by a nitride layer 58 over a pad oxide 60 on the surface of N-well 54.
In Fig. 3B a bump oxidation 62 is grown through the pad oxide to a thickness of 1000 to 8000A, and the nitride and pad oxide are then stripped. A deep P + implant 64 is formed to improve device ruggedness, and gate oxide 66 is then grown on the surface of the N-well to a thickness of 100 to 1000A. In Fig. 3C a polysilicon layer is deposited and doped, with polycide optionally formed there over. The polysilicon layer is then masked and etched to form the gate electrode 68 and shield electrode 70 formed on the graded oxide.
In Fig. 3D the N+ source 72 and drain 74 are implanted and annealed , and then a dielectric deposition 76 (BPSG with reflow preferred, or oxide/nitride stack) is formed over the surface of the device. Finally, as shown in Fig. 3E source metal 78, drain metal 80, shield metal 82 are then formed.
Figs. 4A-4D are section views illustrating another process in forming a shield electrode on a graded oxide step. In this embodiment a thick oxide is grown and etched, and later a thin gate oxide is regrown. This process results in higher drain break-down voltage and improved device reliability by lowering the surface electric field at the shield thereby reducing any hot carrier injection to the shield.
In Fig. 4 A a P+ substrate 90 with a P- epitaxial layer 92 are again provided and an N-well 94 is formed in the surface of the epi layer. Field oxide 96 is formed by LOCOS process and then bump oxide 98 (1000 to 8000A) is grown on the N- well 94. The bump mask and bump etch uses a combination of isotropic and anisotropic to form a tapered step on the sides of the bump.
Next, as shown in Fig. 4B a P+ mask and Boron implant forms the deep P+ implant 100 followed by growth of gate oxide 102 and polysilicon deposition. A
5 subsequent mask and etch form the gate electrode 104 on gate oxide 102 and the shield electrode 106 an gate oxide 102 and on bump oxide 98.
In Fig. 4C source region 108 and drain region 110 are implanted using an N+ mask and then driven in, and a dielectric 112 (BPSG) is deposited and reflowed. Finally in Fig. 4D a contact mask and etch is followed by metalization, metal mask, and metal etch to form the source metal 112, drain metal 114, and shield metal 116.
Figs. 5A-5C are section views illustrating steps in fabricating another embodiment of a LDMOS transistor with a shield electrode situated on a graded oxide formed by re-oxidation of the drain region after formation of the gate and the shield.
This process has the advantages of providing self-aligned oxide under the shield edge and higher drain breakdown voltage. Device reliability is improved by lowering the surface electric field at the shield and thereby reducing any hot carrier injection to the shield. In Fig. 5 A using the same procedure as described for Figs. 1A-1C, the polysilicon shield gate 120 and shield electrode 122 are formed on the gate oxide 124, and a nitride layer 126 is then deposited followed by a bump mask to defme an area for re-oxidation adjacent to the polysilicon shield electrode 122.
As shown in Fig. 5B, the drain region of the device is re-oxidized at 128 to form a raised shield 122. The standard processing from channel mask to passivation as described above then provides the finished structure as shown in Fig. 5C.
The use of a self-aligned shield electrode adjacent to the gate electrode and at least portionally positioned on the gate oxide further reduces Cgd without increasing the input capacitance. As described, low cost and simply processmg is employed in fabricating the several different embodiments of the invention. While the invention has been described with reference to specific embodiments, the description is illustrative of the invention and is not to be construed as limiting the invention. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.
Claims
1. A method of fabricating a MOS transistor with a self-aligned shield electrode adjacent to a gate electrode and at least partially formed on a gate oxide, the method comprising the steps of: a) providing a silicon substrate of one conductivity type with a surface well region of a second conductivity type, b) forming source and channel regions in said well region, c) forming a gate oxide layer on a surface of the well region, d) forming a gate electrode on the gate oxide layer over the channel region, and e) forming a shield electrode on the gate oxide layer adjacent to and spaced from the gate electrode and at least partially coplanar with the gate electrode.
2. The method as defined by claim 1 wherein step e) includes depositing a conductive layer on the gate oxide and then etching the conductive layer to form both the gate electrode and the shield electrode in the same step.
3. The method as defined by claim 2 wherein step e) includes depositing a polysilicon layer on the gate oxide and depositing a metal suicide on the polysilicon layer.
4. The method as defined by claim 2 and further including the step of growing an oxide in the gate oxide which is thicker than the gate oxide, the shield electrode overlapping the thicker oxide away from the gate electrode and overlapping the gate oxide near the gate electrode.
5. The method as defined by claim 4 wherein the thicker oxide is grown after step e).
6. The method as defined by claim 4 wherein the thicker oxide is grown before step e). 7
7. The method as defined by claim 6 wherein the thicker oxide is grown by a LOCOS process.
8. The method as defined by claim 6 wherein the thicker oxide is formed on the gate oxide and then selectively etched to form a thicker bump on the gate oxide.
9. The method as defined by claim 2 and further including the step of forming a drain region in said well region.
10. The method as defined by claim 9 wherein said silicon substrate includes an epitaxial layer of the one conductivity type.
11. The method as defined by claim 10 wherein the one conductivity type is P type and the second conductivity type is N type.
12. The method as defined by claim 10 and further including the step of forming a plug of the one conductivity type extending through the epitaxial layer to the substrate, a channel region being formed in the well region by annealing the plug and driving dopants of the one conductivity type into the well region.
13. The method as defined by claim 12 and further including the steps of forming metal contacts to the source region and to the drain region.
14. The method as defined by claim 13 and further including the step of forming a dielectric passivation layer over the surface of the MOS transistor.
15. A MOS transistor comprising: a) a silicon substrate of one conductivity type. b) a well region of a second conductivity type in a surface of the substrate, c) source region and a channel region in the well region, d) a gate oxide layer on the surface of the well region, e) a gate electrode on the gate oxide layer over the channel region, and 8 f) a shield electrode on the gate oxide layer adjacent to and spaced from the gate electrode and at least partially coplanar with the gate electrode.
16. The MOS transistor as defmed by claim 15 and further including a drain region separated from the source region by the channel region.
17. The MOS transistor as defmed by claim 16 wherein the drain region is in the well region, the shield electrode being positioned between the gate electrode and the drain region.
18. The MOS transistor as defmed by claim 17 wherein the oxide layer under the shield electrode is thicker adjacent to the drain region.
19. The MOS transistor as defmed by claim 18 and further including a metal electrode of the source region and a metal electrode to the drain region.
20. The MOS transistor as defined by claim 19 and further including a metal electrode to the shield electrode.
21. The MOS transistor as defined by claim 20 and further including a passivating dielectric layer over the surface of the transistor.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/067,656 US5918137A (en) | 1998-04-27 | 1998-04-27 | MOS transistor with shield coplanar with gate electrode |
US09/067,656 | 1998-04-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999056311A1 true WO1999056311A1 (en) | 1999-11-04 |
Family
ID=22077487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/009143 WO1999056311A1 (en) | 1998-04-27 | 1999-04-27 | Mos transistor with shield coplanar with gate electrode |
Country Status (2)
Country | Link |
---|---|
US (2) | US5918137A (en) |
WO (1) | WO1999056311A1 (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1215731A2 (en) * | 2000-12-14 | 2002-06-19 | Kabushiki Kaisha Toshiba | Offset-gate-type semiconductor device |
WO2002078090A2 (en) * | 2001-03-23 | 2002-10-03 | Koninklijke Philips Electronics N.V. | Field-effect transistor structure and method of manufacture |
US6545316B1 (en) | 2000-06-23 | 2003-04-08 | Silicon Wireless Corporation | MOSFET devices having linear transfer characteristics when operating in velocity saturation mode and methods of forming and operating same |
US6621121B2 (en) | 1998-10-26 | 2003-09-16 | Silicon Semiconductor Corporation | Vertical MOSFETs having trench-based gate electrodes within deeper trench-based source electrodes |
US6781194B2 (en) | 2001-04-11 | 2004-08-24 | Silicon Semiconductor Corporation | Vertical power devices having retrograded-doped transition regions and insulated trench-based electrodes therein |
US6784486B2 (en) | 2000-06-23 | 2004-08-31 | Silicon Semiconductor Corporation | Vertical power devices having retrograded-doped transition regions therein |
US6800897B2 (en) | 2001-04-11 | 2004-10-05 | Silicon Semiconductor Corporation | Integrated circuit power devices having junction barrier controlled schottky diodes therein |
EP1691419A2 (en) * | 2005-02-10 | 2006-08-16 | NEC Electronics Corporation | Field-effect transistor and method of manufacturing a field-effect transistor |
WO2007042850A1 (en) * | 2005-10-12 | 2007-04-19 | Acco | Insulated gate field-effet transistor having a dummy gate |
WO2007069188A2 (en) * | 2005-12-14 | 2007-06-21 | Nxp B.V. | Mos transistor and a method of manufacturing a mos transistor |
JP2009501444A (en) * | 2005-07-13 | 2009-01-15 | エヌエックスピー ビー ヴィ | LDMOS transistor |
US7808415B1 (en) | 2009-03-25 | 2010-10-05 | Acco Semiconductor, Inc. | Sigma-delta modulator including truncation and applications thereof |
US7863645B2 (en) | 2008-02-13 | 2011-01-04 | ACCO Semiconductor Inc. | High breakdown voltage double-gate semiconductor device |
US7952431B2 (en) | 2009-08-28 | 2011-05-31 | Acco Semiconductor, Inc. | Linearization circuits and methods for power amplification |
US7969243B2 (en) | 2009-04-22 | 2011-06-28 | Acco Semiconductor, Inc. | Electronic circuits including a MOSFET and a dual-gate JFET |
US8532584B2 (en) | 2010-04-30 | 2013-09-10 | Acco Semiconductor, Inc. | RF switches |
US8928410B2 (en) | 2008-02-13 | 2015-01-06 | Acco Semiconductor, Inc. | Electronic circuits including a MOSFET and a dual-gate JFET |
US9240402B2 (en) | 2008-02-13 | 2016-01-19 | Acco Semiconductor, Inc. | Electronic circuits including a MOSFET and a dual-gate JFET |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2924833B2 (en) * | 1996-12-13 | 1999-07-26 | 日本電気株式会社 | Nonvolatile semiconductor memory device and method of manufacturing the same |
US6001710A (en) * | 1998-03-30 | 1999-12-14 | Spectrian, Inc. | MOSFET device having recessed gate-drain shield and method |
US6215152B1 (en) * | 1998-08-05 | 2001-04-10 | Cree, Inc. | MOSFET having self-aligned gate and buried shield and method of making same |
US6506648B1 (en) * | 1998-09-02 | 2003-01-14 | Cree Microwave, Inc. | Method of fabricating a high power RF field effect transistor with reduced hot electron injection and resulting structure |
US6207984B1 (en) * | 1998-12-23 | 2001-03-27 | United Microelectronics Corp. | CMOS sensor |
KR100302611B1 (en) * | 1999-06-07 | 2001-10-29 | 김영환 | High power semiconductor device and fabrication method thereof |
US6395610B1 (en) | 1999-06-24 | 2002-05-28 | Lucent Technologies Inc. | Method of making bipolar transistor semiconductor device including graded, grown, high quality oxide layer |
US6509230B1 (en) | 1999-06-24 | 2003-01-21 | Lucent Technologies Inc. | Non-volatile memory semiconductor device including a graded, grown, high quality oxide layer and associated methods |
US6670242B1 (en) | 1999-06-24 | 2003-12-30 | Agere Systems Inc. | Method for making an integrated circuit device including a graded, grown, high quality gate oxide layer and a nitride layer |
US6551946B1 (en) | 1999-06-24 | 2003-04-22 | Agere Systems Inc. | Two-step oxidation process for oxidizing a silicon substrate wherein the first step is carried out at a temperature below the viscoelastic temperature of silicon dioxide and the second step is carried out at a temperature above the viscoelastic temperature |
US6521496B1 (en) | 1999-06-24 | 2003-02-18 | Lucent Technologies Inc. | Non-volatile memory semiconductor device including a graded, grown, high quality control gate oxide layer and associated methods |
US20030235957A1 (en) * | 2002-06-25 | 2003-12-25 | Samir Chaudhry | Method and structure for graded gate oxides on vertical and non-planar surfaces |
JP4322414B2 (en) | 2000-09-19 | 2009-09-02 | 株式会社ルネサステクノロジ | Semiconductor device |
US6628521B2 (en) * | 2000-11-06 | 2003-09-30 | Adc Telecommunications, Inc. | Mechanical housing |
WO2002041402A2 (en) * | 2000-11-16 | 2002-05-23 | Silicon Wireless Corporation | Discrete and packaged power devices for radio frequency (rf) applications and methods of forming same |
US20030091556A1 (en) * | 2000-12-04 | 2003-05-15 | Ruoslahti Erkki I. | Methods of inhibiting tumor growth and angiogenesis with anastellin |
DE10137343C1 (en) * | 2001-07-31 | 2002-09-12 | Infineon Technologies Ag | Semiconductor structure used as lateral diffused metal oxide semiconductor transistor comprises substrate with source and drain regions, channel region between source and drain regions, and field plate over transition between drain sections |
US6710424B2 (en) | 2001-09-21 | 2004-03-23 | Airip | RF chipset architecture |
US6822292B2 (en) | 2001-11-21 | 2004-11-23 | Intersil Americas Inc. | Lateral MOSFET structure of an integrated circuit having separated device regions |
US7253486B2 (en) * | 2002-07-31 | 2007-08-07 | Freescale Semiconductor, Inc. | Field plate transistor with reduced field plate resistance |
US6710416B1 (en) | 2003-05-16 | 2004-03-23 | Agere Systems Inc. | Split-gate metal-oxide-semiconductor device |
US7005703B2 (en) * | 2003-10-17 | 2006-02-28 | Agere Systems Inc. | Metal-oxide-semiconductor device having improved performance and reliability |
US20060043479A1 (en) * | 2004-09-02 | 2006-03-02 | Patrice Parris | Metal oxide semiconductor device including a shielding structure for low gate-drain capacitance |
EP1635399B1 (en) * | 2004-09-08 | 2011-05-04 | STMicroelectronics Srl | Lateral MOS device and method of making the same |
EP1717850A1 (en) * | 2005-04-29 | 2006-11-02 | STMicroelectronics S.r.l. | Method of manufacturing a lateral power MOS transistor |
US7659570B2 (en) * | 2005-05-09 | 2010-02-09 | Alpha & Omega Semiconductor Ltd. | Power MOSFET device structure for high frequency applications |
US7768064B2 (en) * | 2006-01-05 | 2010-08-03 | Fairchild Semiconductor Corporation | Structure and method for improving shielded gate field effect transistors |
TW200814320A (en) * | 2006-09-15 | 2008-03-16 | Sanyo Electric Co | Semiconductor device and method for making same |
US20080185629A1 (en) * | 2007-02-01 | 2008-08-07 | Denso Corporation | Semiconductor device having variable operating information |
US7807576B2 (en) * | 2008-06-20 | 2010-10-05 | Fairchild Semiconductor Corporation | Structure and method for forming a thick bottom dielectric (TBD) for trench-gate devices |
US8829624B2 (en) * | 2008-06-30 | 2014-09-09 | Fairchild Semiconductor Corporation | Power device with monolithically integrated RC snubber |
US8969958B1 (en) | 2009-11-13 | 2015-03-03 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with body extension region for poly field plate depletion assist |
US20110115018A1 (en) * | 2009-11-13 | 2011-05-19 | Maxim Integrated Products, Inc. | Mos power transistor |
US8946851B1 (en) | 2009-11-13 | 2015-02-03 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with thin gate oxide and low gate charge |
US8963241B1 (en) | 2009-11-13 | 2015-02-24 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with poly field plate extension for depletion assist |
EP2383786B1 (en) | 2010-04-29 | 2018-08-15 | Ampleon Netherlands B.V. | Semiconductor transistor comprising two electrically conductive shield elements |
US20120175679A1 (en) * | 2011-01-10 | 2012-07-12 | Fabio Alessio Marino | Single structure cascode device |
US9064868B2 (en) * | 2012-10-12 | 2015-06-23 | Globalfoundries Inc. | Advanced faraday shield for a semiconductor device |
US9818861B2 (en) * | 2015-04-24 | 2017-11-14 | Vanguard International Semiconductor Corporation | Semiconductor device and method for forming the same |
DE102017130213B4 (en) * | 2017-12-15 | 2021-10-21 | Infineon Technologies Ag | PLANAR FIELD EFFECT TRANSISTOR |
US10971622B2 (en) * | 2018-10-05 | 2021-04-06 | Avago Technologies International Sales Pte. Limited | Transistor structures |
US10937872B1 (en) * | 2019-08-07 | 2021-03-02 | Vanguard International Semiconductor Corporation | Semiconductor structures |
CN113270500B (en) * | 2021-05-17 | 2022-11-04 | 电子科技大学 | Power semiconductor device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4616340A (en) * | 1981-10-14 | 1986-10-07 | Agency Of Industrial Science & Technology | Non-volatile semiconductor memory |
US5384476A (en) * | 1979-08-25 | 1995-01-24 | Zaidan Hojin Handotai Kenkyu Shinkokai | Short channel MOSFET with buried anti-punch through region |
US5445978A (en) * | 1992-04-23 | 1995-08-29 | Siliconix Incorporated | Method of making power device with buffered gate shield region |
JPH08213479A (en) * | 1994-12-09 | 1996-08-20 | Seiko Instr Inc | Manufacture of mis transistor and semiconductor device |
US5672526A (en) * | 1993-12-28 | 1997-09-30 | Nippon Steel Corporation | Method of fabricating a semiconductor device using element isolation by field shield |
US5714781A (en) * | 1995-04-27 | 1998-02-03 | Nippondenso Co., Ltd. | Semiconductor device having a gate electrode in a grove and a diffused region under the grove |
US5726463A (en) * | 1992-08-07 | 1998-03-10 | General Electric Company | Silicon carbide MOSFET having self-aligned gate structure |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4333225A (en) * | 1978-12-18 | 1982-06-08 | Xerox Corporation | Method of making a circular high voltage field effect transistor |
JPS6055988B2 (en) * | 1979-01-26 | 1985-12-07 | 株式会社日立製作所 | Manufacturing method for semiconductor devices |
US4288801A (en) * | 1979-05-30 | 1981-09-08 | Xerox Corporation | Monolithic HVMOSFET active switch array |
JPS5683077A (en) * | 1979-12-10 | 1981-07-07 | Sharp Corp | High tension mos field-effect transistor |
JPS5683076A (en) * | 1979-12-10 | 1981-07-07 | Sharp Corp | High tension mos field-effect transistor |
DE3141203A1 (en) * | 1981-10-16 | 1983-04-28 | Siemens AG, 1000 Berlin und 8000 München | PLANAR SEMICONDUCTOR COMPONENT |
US5237186A (en) * | 1987-02-26 | 1993-08-17 | Kabushiki Kaisha Toshiba | Conductivity-modulation metal oxide field effect transistor with single gate structure |
JPH01147854A (en) * | 1987-12-04 | 1989-06-09 | Nissan Motor Co Ltd | Semiconductor device |
IT1254799B (en) * | 1992-02-18 | 1995-10-11 | St Microelectronics Srl | VDMOS TRANSISTOR WITH IMPROVED VOLTAGE SEALING CHARACTERISTICS. |
US5382826A (en) * | 1993-12-21 | 1995-01-17 | Xerox Corporation | Stacked high voltage transistor unit |
US5912490A (en) * | 1997-08-04 | 1999-06-15 | Spectrian | MOSFET having buried shield plate for reduced gate/drain capacitance |
-
1998
- 1998-04-27 US US09/067,656 patent/US5918137A/en not_active Expired - Lifetime
- 1998-08-25 US US09/139,532 patent/US6172400B1/en not_active Expired - Fee Related
-
1999
- 1999-04-27 WO PCT/US1999/009143 patent/WO1999056311A1/en active Application Filing
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384476A (en) * | 1979-08-25 | 1995-01-24 | Zaidan Hojin Handotai Kenkyu Shinkokai | Short channel MOSFET with buried anti-punch through region |
US4616340A (en) * | 1981-10-14 | 1986-10-07 | Agency Of Industrial Science & Technology | Non-volatile semiconductor memory |
US5445978A (en) * | 1992-04-23 | 1995-08-29 | Siliconix Incorporated | Method of making power device with buffered gate shield region |
US5726463A (en) * | 1992-08-07 | 1998-03-10 | General Electric Company | Silicon carbide MOSFET having self-aligned gate structure |
US5672526A (en) * | 1993-12-28 | 1997-09-30 | Nippon Steel Corporation | Method of fabricating a semiconductor device using element isolation by field shield |
JPH08213479A (en) * | 1994-12-09 | 1996-08-20 | Seiko Instr Inc | Manufacture of mis transistor and semiconductor device |
US5834809A (en) * | 1994-12-09 | 1998-11-10 | Seiko Instruments Inc. | MIS transistor semiconductor device |
US5714781A (en) * | 1995-04-27 | 1998-02-03 | Nippondenso Co., Ltd. | Semiconductor device having a gate electrode in a grove and a diffused region under the grove |
Cited By (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6621121B2 (en) | 1998-10-26 | 2003-09-16 | Silicon Semiconductor Corporation | Vertical MOSFETs having trench-based gate electrodes within deeper trench-based source electrodes |
US6764889B2 (en) | 1998-10-26 | 2004-07-20 | Silicon Semiconductor Corporation | Methods of forming vertical mosfets having trench-based gate electrodes within deeper trench-based source electrodes |
US6545316B1 (en) | 2000-06-23 | 2003-04-08 | Silicon Wireless Corporation | MOSFET devices having linear transfer characteristics when operating in velocity saturation mode and methods of forming and operating same |
US6784486B2 (en) | 2000-06-23 | 2004-08-31 | Silicon Semiconductor Corporation | Vertical power devices having retrograded-doped transition regions therein |
EP1215731A2 (en) * | 2000-12-14 | 2002-06-19 | Kabushiki Kaisha Toshiba | Offset-gate-type semiconductor device |
EP1215731A3 (en) * | 2000-12-14 | 2008-06-04 | Kabushiki Kaisha Toshiba | Offset-gate-type semiconductor device |
WO2002078090A3 (en) * | 2001-03-23 | 2003-02-13 | Koninkl Philips Electronics Nv | Field-effect transistor structure and method of manufacture |
US6664593B2 (en) | 2001-03-23 | 2003-12-16 | Koninklijke Philips Electronics N.V. | Field effect transistor structure and method of manufacture |
WO2002078090A2 (en) * | 2001-03-23 | 2002-10-03 | Koninklijke Philips Electronics N.V. | Field-effect transistor structure and method of manufacture |
US6781194B2 (en) | 2001-04-11 | 2004-08-24 | Silicon Semiconductor Corporation | Vertical power devices having retrograded-doped transition regions and insulated trench-based electrodes therein |
US6791143B2 (en) | 2001-04-11 | 2004-09-14 | Silicon Semiconductor Corporation | Power semiconductor devices having laterally extending base shielding regions that inhibit base reach-through |
US6800897B2 (en) | 2001-04-11 | 2004-10-05 | Silicon Semiconductor Corporation | Integrated circuit power devices having junction barrier controlled schottky diodes therein |
US7041559B2 (en) | 2001-04-11 | 2006-05-09 | Silicon Semiconductor Corporation | Methods of forming power semiconductor devices having laterally extending base shielding regions |
EP1691419A3 (en) * | 2005-02-10 | 2007-10-24 | NEC Electronics Corporation | Field-effect transistor and method of manufacturing a field-effect transistor |
EP1691419A2 (en) * | 2005-02-10 | 2006-08-16 | NEC Electronics Corporation | Field-effect transistor and method of manufacturing a field-effect transistor |
JP2009501444A (en) * | 2005-07-13 | 2009-01-15 | エヌエックスピー ビー ヴィ | LDMOS transistor |
US8008731B2 (en) | 2005-10-12 | 2011-08-30 | Acco | IGFET device having a RF capability |
WO2007042850A1 (en) * | 2005-10-12 | 2007-04-19 | Acco | Insulated gate field-effet transistor having a dummy gate |
US8785987B2 (en) | 2005-10-12 | 2014-07-22 | Acco | IGFET device having an RF capability |
EP2544241A3 (en) * | 2005-10-12 | 2013-03-20 | Acco | Insulated gate field-effect transistor having a dummy gate |
WO2007069188A2 (en) * | 2005-12-14 | 2007-06-21 | Nxp B.V. | Mos transistor and a method of manufacturing a mos transistor |
US7576387B2 (en) | 2005-12-14 | 2009-08-18 | Nxp B.V. | MOS transistor and method of manufacturing a MOS transistor |
WO2007069188A3 (en) * | 2005-12-14 | 2007-12-13 | Nxp Bv | Mos transistor and a method of manufacturing a mos transistor |
US7863645B2 (en) | 2008-02-13 | 2011-01-04 | ACCO Semiconductor Inc. | High breakdown voltage double-gate semiconductor device |
US9240402B2 (en) | 2008-02-13 | 2016-01-19 | Acco Semiconductor, Inc. | Electronic circuits including a MOSFET and a dual-gate JFET |
US8928410B2 (en) | 2008-02-13 | 2015-01-06 | Acco Semiconductor, Inc. | Electronic circuits including a MOSFET and a dual-gate JFET |
US8188540B2 (en) | 2008-02-13 | 2012-05-29 | Acco Semiconductor, Inc. | High breakdown voltage double-gate semiconductor device |
US8334178B2 (en) | 2008-02-13 | 2012-12-18 | Acco Semiconductor, Inc. | High breakdown voltage double-gate semiconductor device |
US7808415B1 (en) | 2009-03-25 | 2010-10-05 | Acco Semiconductor, Inc. | Sigma-delta modulator including truncation and applications thereof |
US7969341B2 (en) | 2009-03-25 | 2011-06-28 | Acco Semiconductor, Inc. | Sigma-delta modulator including truncation and applications thereof |
US8400222B2 (en) | 2009-04-22 | 2013-03-19 | Acco Semiconductor, Inc. | Electronic circuits including a MOSFET and a dual-gate JFET |
US7969243B2 (en) | 2009-04-22 | 2011-06-28 | Acco Semiconductor, Inc. | Electronic circuits including a MOSFET and a dual-gate JFET |
US8179197B2 (en) | 2009-04-22 | 2012-05-15 | Acco Semiconductor, Inc. | Electronic circuits including a MOSFET and a dual-gate JFET |
US7952431B2 (en) | 2009-08-28 | 2011-05-31 | Acco Semiconductor, Inc. | Linearization circuits and methods for power amplification |
US8159298B2 (en) | 2009-08-28 | 2012-04-17 | Acco Semiconductor, Inc. | Linearization circuits and methods for power amplification |
US8532584B2 (en) | 2010-04-30 | 2013-09-10 | Acco Semiconductor, Inc. | RF switches |
US8731485B2 (en) | 2010-04-30 | 2014-05-20 | Acco Semiconductor, Inc. | RF switches |
Also Published As
Publication number | Publication date |
---|---|
US5918137A (en) | 1999-06-29 |
US6172400B1 (en) | 2001-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5918137A (en) | MOS transistor with shield coplanar with gate electrode | |
US6222229B1 (en) | Self-aligned shield structure for realizing high frequency power MOSFET devices with improved reliability | |
US6107160A (en) | MOSFET having buried shield plate for reduced gate/drain capacitance | |
US7138690B2 (en) | Shielding structure for use in a metal-oxide-semiconductor device | |
US8227315B2 (en) | Inverted-trench grounded-source FET structure using conductive substrates, with highly doped substrates | |
US9159828B2 (en) | Top drain LDMOS | |
US7829947B2 (en) | Bottom-drain LDMOS power MOSFET structure having a top drain strap | |
US7297606B2 (en) | Metal-oxide-semiconductor device including a buried lightly-doped drain region | |
US7554154B2 (en) | Bottom source LDMOSFET structure and method | |
US8163618B2 (en) | Power MOSFET device structure for high frequency applications | |
EP1103074B1 (en) | Mosfet having self-aligned gate and buried shield | |
US7397084B2 (en) | Semiconductor device having enhanced performance and method | |
EP1478013A2 (en) | Split-gate metal-oxide-semiconductor device | |
US20050280085A1 (en) | LDMOS transistor having gate shield and trench source capacitor | |
US6506648B1 (en) | Method of fabricating a high power RF field effect transistor with reduced hot electron injection and resulting structure | |
US5321291A (en) | Power MOSFET transistor | |
US6153473A (en) | Method of symmetrically implanted punch-through stopper for a rugged DMOS power device | |
JP2001244476A (en) | Mosfet for linear use and switching use of high frequency |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
NENP | Non-entry into the national phase |
Ref country code: KR |
|
122 | Ep: pct application non-entry in european phase |