WO2000002245A1 - Dispositif a semi-conducteur, procede de fabrication associe, carte imprimee et dispositif electronique - Google Patents
Dispositif a semi-conducteur, procede de fabrication associe, carte imprimee et dispositif electronique Download PDFInfo
- Publication number
- WO2000002245A1 WO2000002245A1 PCT/JP1999/003420 JP9903420W WO0002245A1 WO 2000002245 A1 WO2000002245 A1 WO 2000002245A1 JP 9903420 W JP9903420 W JP 9903420W WO 0002245 A1 WO0002245 A1 WO 0002245A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor device
- manufacturing
- adhesive
- semiconductor element
- substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
- H05K3/323—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/75252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83053—Bonding environment
- H01L2224/83095—Temperature settings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83859—Localised curing of parts of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83874—Ultraviolet [UV] curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15182—Fan-in arrangement of the internal vias
- H01L2924/15183—Fan-in arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09472—Recessed pad for surface mounting; Recessed electrode of component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0278—Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Definitions
- the present invention relates to a semiconductor device and a method for manufacturing the same, a circuit board, and an electronic device.
- a substrate on which a wiring pattern connected to a semiconductor chip is formed may be used.
- An object of the present invention is to solve this problem, and an object of the present invention is to provide a method of manufacturing a semiconductor device having excellent reliability and productivity, and a semiconductor device, a circuit board, and an electronic device manufactured by the method. It is in.
- a semiconductor device includes: a first step of interposing an adhesive between a surface of a substrate on which a wiring pattern is formed and a surface of a semiconductor element on which an electrode is formed; An energy is applied between the element and the substrate to electrically connect the wiring pattern and the electrode, and in a state where the adhesive protrudes from the semiconductor element, the adhesive is formed in a contact area with the semiconductor element.
- the adhesive is thermosetting
- the energy applied in the second step is pressure and heat
- the energy applied in the third step may be heat.
- the adhesive is cured in a contact area with the semiconductor element, and thereafter, an area other than the contact area is heated and cured. In this way, the adhesive cures even in areas protruding from the semiconductor element. As a result, it is possible to prevent the adhesive from peeling off and invading water to cause migration of the wiring pattern. Further, since the adhesive is cured, it is possible to prevent moisture from being contained.
- Conductive particles may be dispersed in the adhesive, and the conductive particles may electrically connect the wiring pattern and the electrode.
- a semiconductor device can be manufactured by a method excellent in reliability and productivity.
- the adhesive may be provided in advance on the surface of the semiconductor element on which the electrodes are formed.
- the adhesive may be provided in advance on a surface of the substrate on which the wiring pattern is formed.
- the region to which energy is applied in the third step may be a region of the adhesive where a portion of the adhesive that is not completely cured in the second step is located.
- the adhesive may be heated by a heating jig.
- the adhesive may be heated by interposing a release layer having high releasability from the adhesive between the heating jig and the adhesive. (9) In this method of manufacturing a semiconductor device,
- the release layer may be provided on the heating jig.
- the release layer may be provided on the adhesive.
- energy may be applied to the adhesive in a non-contact manner.
- a step of forming a solder ball to be connected to the wiring pattern on the substrate
- the third step may be performed in the reflow step.
- the third step may be performed in the reflow step.
- the substrate may be cut in a region other than the contact region of the adhesive with the semiconductor element.
- the adhesive may flow around at least a part of the side surface of the semiconductor element.
- the adhesive covers at least a part of the side surface of the semiconductor element, in addition to protecting the semiconductor element from mechanical destruction, it also prevents water from reaching the electrodes and forms a collision. Can be prevented.
- the adhesive is provided before the first step with a large thickness between the semiconductor element and the substrate after the completion of the second step, and the adhesive is provided between the semiconductor element and the substrate in the second step. Between the semiconductor elements.
- the adhesive may contain a light-shielding material.
- the adhesive contains the light-shielding material, stray light to the surface of the semiconductor element having the electrode can be blocked. Thereby, malfunction of the semiconductor element can be prevented.
- a method of manufacturing a semiconductor device comprising: a first step of interposing an adhesive between a surface of a substrate on which a wiring pattern is formed and a surface of a semiconductor element on which an electrode is formed.
- the wiring pattern and the electrode are electrically connected to each other, and at least a portion of the adhesive positioned between the semiconductor element and the substrate is cured in a state where the adhesive protrudes from the semiconductor element.
- the adhesive is provided after protruding from the semiconductor element, it is not necessary to perform accurate positioning with a size corresponding to the size of the semiconductor element.
- the adhesive is cut along with the substrate in a region protruding from the semiconductor element, the entire surface of the substrate is covered with the adhesive, and migration of the wiring pattern can be prevented.
- the adhesive is a thermosetting adhesive, and heat may be applied to the adhesive in the second step.
- the adhesive may be a thermoplastic adhesive, and the adhesive may be cooled in the second step.
- Conductive particles may be dispersed in the adhesive, and the conductive particles may electrically connect the wiring pattern and the electrode.
- the adhesive may be provided in advance on the surface of the semiconductor element on which the electrodes are formed.
- the adhesive may be provided in advance on a surface of the substrate on which the wiring pattern is formed.
- the cutting position in the third step may be a region outside the end of the wiring pattern on the substrate.
- the entirety of the adhesive is cured
- the cured adhesive may be cut.
- the adhesive may flow around at least a part of the side surface of the semiconductor element.
- the adhesive covers at least a part of the side surface of the semiconductor element, in addition to protecting the semiconductor element from mechanical destruction, it also prevents water from reaching the electrodes and forms a collision. Can be prevented.
- the adhesive is provided before the first step with a large thickness between the semiconductor element and the substrate after the completion of the second step, and the adhesive is provided between the semiconductor element and the substrate in the second step. Between the semiconductor elements.
- the adhesive may contain a light-shielding material.
- a semiconductor device comprising: a semiconductor element having an electrode; a substrate on which a wiring pattern is formed; a thermosetting adhesive;
- the electrode and the wiring pattern conduct electrically
- the adhesive is interposed between a surface of the substrate on which the wiring pattern is formed and a surface of the semiconductor element on which the electrode is formed, and is provided in a size protruding from the semiconductor element, and is entirely provided. It is cured.
- the adhesive is also hardened outside the contact area with the semiconductor element, it is possible to prevent the adhesive from peeling off and invading water to cause migration of the wiring pattern. In addition, since all the adhesives have been cured, moisture content can be prevented.
- Conductive particles may be dispersed in the adhesive to form an anisotropic conductive material. According to this, since the wiring pattern and the electrode are electrically conducted by the anisotropic conductive material, the reliability and the productivity are excellent.
- the anisotropic conductive material may be provided to cover the entire wiring pattern. (32) In this semiconductor device,
- the adhesive may cover at least a part of a side surface of the semiconductor element. According to this, the adhesive covers at least a part of the side surface of the semiconductor element, thereby protecting the semiconductor element from mechanical destruction. In addition, since the semiconductor element is covered with the adhesive to a position far from the electrode, it is difficult for moisture to reach the electrode, so that the electrode can be prevented from being corroded.
- the adhesive may contain a light-shielding material.
- the adhesive contains the light-shielding material, stray light to the surface of the semiconductor element having the electrode can be blocked. Thereby, malfunction of the semiconductor element can be prevented.
- the semiconductor device according to the present invention is manufactured by the above method. (35) The semiconductor device is mounted on a circuit board according to the present invention.
- An electronic device includes the circuit board described above. BRIEF DESCRIPTION OF THE FIGURES
- FIGS. 1A to 1D are views showing a method for manufacturing a semiconductor device according to the first embodiment
- FIGS. 2A and 2B are views showing a modification of the first embodiment
- FIGS. 3A and 3B are diagrams illustrating a method for manufacturing a semiconductor device according to the second embodiment
- FIGS. 4A and 4B are diagrams illustrating a method for manufacturing a semiconductor device according to the third embodiment
- 5A and 5B are diagrams showing a method for manufacturing a semiconductor device according to the fourth embodiment
- FIG. 6 is a diagram showing a circuit board on which the semiconductor device according to the present embodiment is mounted.
- FIG. 7 is a diagram illustrating an electronic apparatus including a circuit board on which the semiconductor device according to the present embodiment is mounted.
- FIGS. 1A to 1D are diagrams showing a method for manufacturing a semiconductor device according to the first embodiment.
- a substrate 12 having a wiring pattern 10 formed on at least one surface 18 is used.
- the substrate 12 may be any one of an organic material such as a flexible substrate, an inorganic material such as a metal substrate, or a combination of both.
- a tape carrier may be used as the flexible substrate.
- a through hole 14 is formed in the substrate 12, and the wiring pattern 10 is formed over the through hole 14. Also, as a part of the wiring pattern 10, Lands 17 for forming external electrodes are formed on the through holes 14.
- an anisotropic conductive material 16 is provided on the substrate 12 as an example of an adhesive.
- the anisotropic conductive material is an example of an adhesive.
- the anisotropic conductive material 16 is obtained by dispersing conductive particles (conductive film) in an adhesive (binder), and a dispersant may be added in some cases.
- the anisotropic conductive material 16 may be formed in a sheet beforehand and then attached to the substrate 12, or may be provided on the substrate 12 in a liquid state. Further, the anisotropic conductive material 16 may be provided larger than the surface 24 having the electrode 22 of the semiconductor element 20, but may be provided smaller than the surface 24 to be pressed from the surface 24. It may be provided in a protruding amount.
- the anisotropic conductive material 16 may be provided on the surface 24 of the semiconductor element 20 in such an amount that it is pressed and protrudes from the surface 24.
- the electrode 22 and the wiring pattern 10 can be electrically connected even if an adhesive containing no conductive particles is used.
- a thermosetting adhesive is used for the anisotropic conductive material, and the anisotropic conductive material 16 may contain a light-shielding material.
- a light-shielding material for example, a material in which a black dye or a black pigment is dispersed in an adhesive resin can be used.
- a thermosetting adhesive represented by an epoxy-based adhesive may be used, or a photocurable adhesive represented by an epoxy-based or acrylate-based adhesive may be used.
- an electron beam curing type or a thermoplastic (thermal bonding) type adhesive may be used.
- energy may be applied instead of heating or pressurizing in all the embodiments below.
- the semiconductor element 20 is mounted on the anisotropic conductive material 16. Specifically, the semiconductor element 20 is placed with the surface 24 having the electrode 22 of the semiconductor element 20 facing the anisotropic conductive material 16. Further, the semiconductor element 20 is arranged so that the electrode 22 is located on a land (not shown) for connecting the electrode of the wiring pattern 10.
- the semiconductor element 20 may have the electrodes 22 formed only on two sides, or may have the electrodes 22 formed on four sides.
- a protrusion such as gold or solder provided on the A 1 pad is often used, but the protrusion formed by etching the above-described protrusion or the wiring pattern 10 is provided on the wiring pattern 10 side. May be used.
- the anisotropic conductive material 16 is formed between the surface 24 of the semiconductor element 20 on which the electrode 22 is formed and the surface 18 of the substrate 12 on which the wiring pattern 10 is formed.
- the jig 30 is pressed against the surface 26 opposite to the surface 24 on which the electrodes 22 are formed, and the semiconductor element 20 is pressed in the direction of the substrate 12.
- a semiconductor device
- the anisotropic conductive material 16 which is an example of the adhesive, protrudes from the surface 24 due to the pressure even when provided in the region of the surface 24 of the semiconductor element 20.
- the jig 30 has a built-in heater 32 and heats the semiconductor element 20. Considering that the jig 30 should apply as much heat as possible to the portion where the anisotropic conductive material 16 has protruded, a jig having a plane area larger than the plane area of the semiconductor element 20 is considered. Preferably, it is used. By doing so, heat is easily applied to the periphery of the semiconductor element 20.
- the electrode 22 of the semiconductor element 20 and the wiring pattern 10 are electrically connected via the conductive particles of the anisotropic conductive material 16.
- the semiconductor device can be manufactured by a method excellent in reliability and productivity. it can.
- the anisotropic conductive material 16 is hardened in a contact area with the semiconductor element 20. However, in this state, a region that is not in contact with the semiconductor element 20 or a region that is remote from the semiconductor element 20 is not completely cured because heat does not reach the anisotropic conductive material 16. Absent. This area is cured in the next step.
- the solder is placed in and near the through hole 14 of the substrate 12.
- the solder 34 can be provided by a printing method using, for example, cream solder. Further, a solder ball formed in advance may be placed at the above position.
- solder 34 is heated to form a solder ball 36 as shown in FIG. 1D.
- the solder balls 36 serve as external electrodes.
- the uncured region of the anisotropic conductive material 16 is also cured. That is, of the anisotropic conductive material 16, a region that is not in contact with the semiconductor element 20 or a region that is distant from the semiconductor element 20 is cured in one step of forming a solder ball 36 by a riff. I do.
- the anisotropic conductive material 16 is entirely cured, the anisotropic conductive material 16 is separated from the substrate 12 at the outer periphery of the semiconductor element 20. This prevents migration of the wiring pattern 10 due to entry of moisture. Further, since the whole of the anisotropic conductive material 16 is cured, it is possible to prevent moisture from being contained in the anisotropic conductive material 16.
- the surface 24 having the electrode 22 of the semiconductor element 20 is covered with the anisotropic conductive material 16 containing a light-shielding material. Can be shut off. Thus, malfunction of the semiconductor element 20 can be prevented.
- FIG. 2A and FIG. 2B are diagrams showing a modification of the first embodiment.
- the same components as those in the first embodiment are denoted by the same reference numerals, and the description of the configuration and the effects caused by the configuration will be omitted. This is the same in the following embodiments.
- the step shown in FIG. 2A is performed after the step of FIG. 1B and before the step of FIG. 1C. Specifically, a region of the anisotropic conductive material 16 that is not in contact with the semiconductor element 20 or a region that is distant from the semiconductor element 20 is heated by the heating jig 38. In order to prevent the uncured anisotropic conductive material 16 from adhering to the heating jig 38, a separation made of Teflon or the like, which has a high mold release property with the anisotropic conductive material 16, which is an example of an adhesive, Preferably, a mold layer 39 is provided. Alternatively, the release layer 39 may be provided on an anisotropic conductive material 16 which is an example of an adhesive.
- this may be heated without contacting the anisotropic conductive material 16 which is an example of the adhesive. By doing so, a region of the anisotropic conductive material 16 that is not in contact with the semiconductor element 20 or a region that is distant from the semiconductor element 20 can be cured. Also, instead of a jig, hot air that can be partially heated or light can be used.
- the semiconductor A reflow step for electrically joining an electronic component 40 different from the element 20 to the wiring pattern 10 may be performed.
- a region of the anisotropic conductive material 16 that is not in contact with the semiconductor element 20 or a region remote from the semiconductor element 20 is heated and cured.
- the electronic component 40 includes, for example, a resistor, a capacitor, a coil, an oscillator, a filter, a temperature sensor, a thermistor, a Norris receiver, a volume, and a fuse.
- all of the anisotropic conductive material 16 can be cured, so that the anisotropic conductive material 16 is peeled off from the substrate 12 to allow moisture to enter, and the wiring pattern 1 0 migration is prevented. Further, since the entire anisotropic conductive material 16 is cured, it is possible to prevent moisture from being contained.
- the substrate 12 may be cut in a region of the anisotropic conductive material 16, which is an example of the adhesive, protruding from the semiconductor element 20.
- the present invention is not limited to this, and a double-sided wiring board or a multilayer wiring board may be used.
- the solder ball may be formed on a land provided on the surface opposite to the semiconductor element mounting surface without forming the solder in the through hole.
- another conductive protrusion may be used instead of the solder ball.
- the connection between the semiconductor element and the substrate may be made by wire bonding.
- thermosetting adhesive not only a thermosetting adhesive but also an anisotropic conductive material 16 which is an example of a thermoplastic adhesive may be used.
- Thermoplastic adhesives can be cooled and cured.
- an adhesive that cures with radiation such as ultraviolet light may be used. This is the same in the following embodiments.
- 3A and 3B are views showing a method for manufacturing a semiconductor device according to the second embodiment. This embodiment is performed subsequently to the first embodiment.
- the anisotropic conductive material 16 and the substrate 12 are fixed to a size slightly larger than the semiconductor element 20. While holding it with the blade 41, cut it with the movable blade 42 and cut it as shown in Fig. 3B. Obtain conductor device 2.
- the cutting means is not limited to this, and any other cutting means and fixing means can be applied.
- the substrate 12 is cut together with the anisotropic conductive material 16, the cut surfaces of both are flush, and the entire surface of the substrate 12 is covered with the anisotropic conductive material 16. Since the wiring pattern 10 is not exposed, moisture does not reach the wiring pattern 10 and migration can be prevented.
- the anisotropic conductive material 16 since the anisotropic conductive material 16 is cut, it is not necessary to cut the anisotropic conductive material 16 to a size equal to or slightly larger than the semiconductor element 20 in advance. There is no need to precisely align to correspond to the 20 position.
- the present embodiment is an example in which the solder balls 36 are formed, and then the anisotropic conductive material 16 and the substrate 12 are cut. However, at least the semiconductor element 20 is cut at a different time. Any time after it is placed on the anisotropic conductive material 16 irrespective of the formation of the solder ball 36, it may be used at any time. However, it is preferable that the anisotropic conductive material 16 is hardened at least in a contact area with the semiconductor element 20. In this case, misalignment between the semiconductor element 20 and the wiring pattern 10 can be prevented. In addition, the cutting process is easier if the anisotropic conductive material 16 is hardened even at the cut portion, rather than being unhardened.
- the entire anisotropic conductive material 16 which is an example of the adhesive may be cured at a time.
- the entire anisotropic conductive material 16, which is an example of an adhesive is heated or cooled. You can do it.
- a thermosetting adhesive specifically, a jig that contacts both the semiconductor element 20 and the adhesive protruding from the semiconductor element 20 may be used. Alternatively, it may be heated in an oven.
- FIGS. 4A and 4B are views showing a method for manufacturing a semiconductor device according to the third embodiment.
- the substrate 12 of the first embodiment is used, and the protective layer 50 is formed on the substrate 12.
- the protective layer 50 covers the wiring pattern 10 and is exposed to moisture.
- a solder resist is used.
- the protective layer 50 is formed excluding a region 52 wider than a region for mounting the semiconductor element 20 on the substrate 12. That is, the region 52 is larger than the surface 24 having the electrode 22 of the semiconductor element 20, and in this region 52, a land for connection with the electrode 22 of the semiconductor element 20 (not shown) Are formed in the wiring pattern 10.
- the protective layer 50 may be formed so as to avoid at least an electrical connection with the electrode 20 of the semiconductor element 20.
- Such a substrate 12 is provided with an anisotropic conductive material 54 (adhesive) made of a material that can be selected as the anisotropic conductive material 16 of the first embodiment. It is not essential that the anisotropic conductive material 54 contains a light-shielding material, but if it does, the same effect as in the first embodiment can be obtained.
- the anisotropic conductive material 54 is provided from the mounting region of the semiconductor element 20 to the protective layer 50. That is, the anisotropic conductive material 54 covers the wiring pattern 10 and the substrate 12 in the region 52 where the protective layer 50 is not formed, and also covers the end of the protective layer 50 where the region 52 is formed. It is formed overlapping.
- the anisotropic conductive material 54 as an example of the adhesive may be provided on the semiconductor element 20 side. Specifically, the contents described in the first embodiment are applied.
- the semiconductor element 20 is pressed and heated in the direction of the substrate 12 via the jig 30.
- a pressure is applied at least between the semiconductor element 20 and the substrate 12.
- the electrode 22 of the semiconductor element 20 and the wiring pattern 10 are electrically connected.
- solder balls are formed in the same steps as those shown in FIGS. 1C and 1D to obtain a semiconductor device.
- the anisotropic conductive material 54 is not only formed in the region 52 where the protective layer 50 is not formed, but also overlaps the end of the protective layer 50 where the region 52 is formed. Is formed. Therefore, no gap is formed between the anisotropic conductive material 54 and the protective layer 50, so that the wiring pattern 10 is not exposed and migration can be prevented.
- the difference in the region protruding from the semiconductor Preferably, the anisotropic conductive material 54 is cured.
- the same step as in the first embodiment can be applied.
- FIG. 5A and 5B are diagrams showing a method for manufacturing a semiconductor device according to the fourth embodiment.
- the substrate 12 of the first embodiment is used, and an anisotropic conductive material 56 (adhesive) is provided on the substrate 12.
- This embodiment is different from the first embodiment in the thickness of the anisotropic conductive material 56. That is, as shown in FIG. 5A, in the present embodiment, the thickness of the anisotropic conductive material 56 is larger than the thickness of the anisotropic conductive material 16 shown in FIG. 1A.
- the anisotropic conductive material 56 is thicker than the space between the surface 24 of the semiconductor element 20 having the electrode 22 and the wiring pattern 10 formed on the substrate 12.
- the anisotropic conductive material 56 is at least slightly larger than the semiconductor element 20. In addition, it is sufficient that at least one of the conditions of the thickness and the size is satisfied.
- the semiconductor element 20 is pressed and heated in the direction of the substrate 12 via a jig 30.
- the anisotropic conductive material 56 extends around part or all of the side surface 28 of the semiconductor element 20.
- a solder ball is formed by the same steps as those shown in FIGS. 1C and 1D to obtain a semiconductor device.
- the anisotropic conductive material 56 covers the position away from the electrode 22, the collision of the electrode 22 and the like can be prevented.
- Chip Size / Scale Package Chip Size / Scale Package
- present invention also applies to semiconductor devices to which FDB is applied, for example, semiconductor devices to which COF (Chip on Film) and COB (Chip on Board) are applied. Can be applied.
- FIG. 6 shows a circuit board 100 on which the semiconductor device 110 manufactured by the method according to the above-described embodiment is mounted.
- the circuit board 100 It is common to use an organic substrate such as a lath epoxy substrate.
- a wiring terminal made of, for example, copper is formed so as to form a desired circuit. Then, by electrically connecting the wiring pattern and the external electrode of the semiconductor device 110, electrical continuity therebetween is achieved.
- the semiconductor device 110 can reduce the mounting area to the area for mounting with bare chips, the electronic device itself can be downsized by using the circuit board 100 for the electronic device. Also, within the same area, more mounting space can be secured, and higher functionality can be achieved.
- FIG. 7 shows a notebook personal computer 1200 as an electronic apparatus including the circuit board 100.
- the present invention can be applied to various surface-mount electronic components regardless of whether they are active components or passive components.
- the electronic components include, for example, a resistor, a capacitor, a coil, an oscillator, a filter, a temperature sensor, a thermistor, a Norris receiver, a volume or a fuse.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Description
Claims
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/486,317 US6462284B1 (en) | 1998-07-01 | 1999-06-25 | Semiconductor device and method of manufacture thereof |
JP2000558551A JP3702788B2 (ja) | 1998-07-01 | 1999-06-25 | 半導体装置の製造方法 |
KR10-2000-7001923A KR100509874B1 (ko) | 1998-07-01 | 1999-06-25 | 반도체 장치 제조 방법 |
HK01103675A HK1033201A1 (en) | 1998-07-01 | 2001-05-28 | Semiconductor device, method of manufacture thereof, circuit board and electronic device |
US10/190,515 US6972381B2 (en) | 1998-07-01 | 2002-07-09 | Semiconductor device and method of manufacture thereof, circuit board and electronic instrument |
US11/391,559 US7332371B2 (en) | 1998-07-01 | 2006-03-29 | Semiconductor device and method of manufacture thereof, circuit board and electronic instrument |
US12/003,367 US7868466B2 (en) | 1998-07-01 | 2007-12-21 | Semiconductor device and method of manufacture thereof, circuit board and electronic instrument |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10/201246 | 1998-07-01 | ||
JP20124698 | 1998-07-01 |
Related Child Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09486317 A-371-Of-International | 1999-06-25 | ||
US09/486,317 A-371-Of-International US6462284B1 (en) | 1998-07-01 | 1999-06-25 | Semiconductor device and method of manufacture thereof |
US10/190,515 Continuation US6972381B2 (en) | 1998-07-01 | 2002-07-09 | Semiconductor device and method of manufacture thereof, circuit board and electronic instrument |
US10/190,580 Continuation US6763994B2 (en) | 1998-07-01 | 2002-07-09 | Semiconductor device and method of manufacture thereof, circuit board and electronic instrument |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000002245A1 true WO2000002245A1 (fr) | 2000-01-13 |
Family
ID=16437769
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1999/003420 WO2000002245A1 (fr) | 1998-07-01 | 1999-06-25 | Dispositif a semi-conducteur, procede de fabrication associe, carte imprimee et dispositif electronique |
PCT/JP1999/003417 WO2000002243A1 (fr) | 1998-07-01 | 1999-06-25 | Dispositif a semi-conducteur, procede de fabrication associe, carte imprimee et dispositif electronique |
PCT/JP1999/003418 WO2000002244A1 (fr) | 1998-07-01 | 1999-06-25 | Dispositif a semi-conducteur, procede de fabrication associe, carte imprimee et dispositif electronique |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1999/003417 WO2000002243A1 (fr) | 1998-07-01 | 1999-06-25 | Dispositif a semi-conducteur, procede de fabrication associe, carte imprimee et dispositif electronique |
PCT/JP1999/003418 WO2000002244A1 (fr) | 1998-07-01 | 1999-06-25 | Dispositif a semi-conducteur, procede de fabrication associe, carte imprimee et dispositif electronique |
Country Status (8)
Country | Link |
---|---|
US (9) | US6462284B1 (ja) |
JP (3) | JP4448617B2 (ja) |
KR (3) | KR100510387B1 (ja) |
CN (3) | CN1143374C (ja) |
HK (3) | HK1032671A1 (ja) |
SG (1) | SG102032A1 (ja) |
TW (3) | TW454278B (ja) |
WO (3) | WO2000002245A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007302864A (ja) * | 2006-04-11 | 2007-11-22 | Hitachi Chem Co Ltd | 接着フィルム、これを用いた回路部材の接続構造 |
Families Citing this family (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3815149B2 (ja) * | 1999-11-04 | 2006-08-30 | セイコーエプソン株式会社 | 部品実装方法および電気光学装置の製造方法 |
US6713854B1 (en) | 2000-10-16 | 2004-03-30 | Legacy Electronics, Inc | Electronic circuit module with a carrier having a mounting pad array |
US6487078B2 (en) * | 2000-03-13 | 2002-11-26 | Legacy Electronics, Inc. | Electronic module having a three dimensional array of carrier-mounted integrated circuit packages |
US7102892B2 (en) * | 2000-03-13 | 2006-09-05 | Legacy Electronics, Inc. | Modular integrated circuit chip carrier |
DE10019443A1 (de) * | 2000-04-19 | 2001-10-31 | Texas Instruments Deutschland | Vorrichtung zum Befestigen eines Halbleiter-Chips auf einem Chip-Träger |
US6395326B1 (en) * | 2000-05-31 | 2002-05-28 | Advanced Cardiovascular Systems, Inc. | Apparatus and method for depositing a coating onto a surface of a prosthesis |
DE10046296C2 (de) * | 2000-07-17 | 2002-10-10 | Infineon Technologies Ag | Elektronisches Chipbauteil mit einer integrierten Schaltung und Verfahren zu seiner Herstellung |
JP2002076589A (ja) * | 2000-08-31 | 2002-03-15 | Hitachi Ltd | 電子装置及びその製造方法 |
US7337522B2 (en) * | 2000-10-16 | 2008-03-04 | Legacy Electronics, Inc. | Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips |
JP3653460B2 (ja) * | 2000-10-26 | 2005-05-25 | 三洋電機株式会社 | 半導体モジュールおよびその製造方法 |
EP1378152A4 (en) * | 2001-03-14 | 2006-02-01 | Legacy Electronics Inc | METHOD AND DEVICE FOR PREPARING A PCB WITH A THREE-DIMENSIONAL ARRAY OF SEMICONDUCTOR CHIPS USED ON THE SURFACE |
EP1393368A2 (en) * | 2001-05-17 | 2004-03-03 | Koninklijke Philips Electronics N.V. | Product comprising a substrate and a chip attached to the substrate |
JP2002353369A (ja) * | 2001-05-28 | 2002-12-06 | Sharp Corp | 半導体パッケージおよびその製造方法 |
US20030059520A1 (en) | 2001-09-27 | 2003-03-27 | Yung-Ming Chen | Apparatus for regulating temperature of a composition and a method of coating implantable devices |
JP4137551B2 (ja) * | 2002-08-09 | 2008-08-20 | 日東電工株式会社 | 透明導電性基板用表面保護フィルム及び表面保護フィルム付き透明導電性基板 |
JP2004134646A (ja) * | 2002-10-11 | 2004-04-30 | Seiko Epson Corp | バンプ付き半導体素子の実装構造、バンプ付き半導体素子の実装方法、及び電気光学装置、並びに電子機器 |
US20050012225A1 (en) * | 2002-11-15 | 2005-01-20 | Choi Seung-Yong | Wafer-level chip scale package and method for fabricating and using the same |
US7338557B1 (en) * | 2002-12-17 | 2008-03-04 | Advanced Cardiovascular Systems, Inc. | Nozzle for use in coating a stent |
KR100510518B1 (ko) * | 2003-01-30 | 2005-08-26 | 삼성전자주식회사 | 반도체 장치 및 반도체 장치의 패키지 방법 |
US7087115B1 (en) * | 2003-02-13 | 2006-08-08 | Advanced Cardiovascular Systems, Inc. | Nozzle and method for use in coating a stent |
TW587325B (en) * | 2003-03-05 | 2004-05-11 | Advanced Semiconductor Eng | Semiconductor chip package and method for manufacturing the same |
US7104224B2 (en) * | 2003-03-25 | 2006-09-12 | Plasmadrive, Inc. | System for improving the fuel efficiency of an engine |
JP4597972B2 (ja) * | 2003-03-31 | 2010-12-15 | 東京エレクトロン株式会社 | 処理部材上に隣接するコーティングを接合する方法。 |
US7341630B1 (en) | 2003-06-26 | 2008-03-11 | Advanced Cardiovascular Systems, Inc. | Stent coating system |
US7381361B2 (en) | 2003-06-26 | 2008-06-03 | Intel Corporation | Fabricating structures in micro-fluidic channels based on hydrodynamic focusing |
JP2005019815A (ja) * | 2003-06-27 | 2005-01-20 | Seiko Epson Corp | 半導体装置およびその製造方法、回路基板ならびに電子機器 |
US7294533B2 (en) * | 2003-06-30 | 2007-11-13 | Intel Corporation | Mold compound cap in a flip chip multi-matrix array package and process of making same |
JP3921459B2 (ja) * | 2003-07-11 | 2007-05-30 | ソニーケミカル&インフォメーションデバイス株式会社 | 電気部品の実装方法及び実装装置 |
US7672872B2 (en) * | 2003-08-22 | 2010-03-02 | Smurfit-Stone Container Enterprises, Inc. | Point-of-purchase display with RFID inventory control |
US7198675B2 (en) | 2003-09-30 | 2007-04-03 | Advanced Cardiovascular Systems | Stent mandrel fixture and method for selectively coating surfaces of a stent |
US6983884B2 (en) * | 2004-02-19 | 2006-01-10 | Neoteric Technology, Limited | Method and apparatus for monitoring transfusion of blood |
JP3943096B2 (ja) * | 2004-03-31 | 2007-07-11 | シャープ株式会社 | 半導体装置、及びその電気的検査方法、並びにそれを備えた電子機器 |
JP4426900B2 (ja) * | 2004-05-10 | 2010-03-03 | 三井金属鉱業株式会社 | プリント配線基板、その製造方法および半導体装置 |
JP4737370B2 (ja) * | 2004-10-29 | 2011-07-27 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
KR100610144B1 (ko) * | 2004-11-03 | 2006-08-09 | 삼성전자주식회사 | 플립 칩 조립 구조를 가지는 칩-온-보드 패키지의 제조 방법 |
US7632307B2 (en) * | 2004-12-16 | 2009-12-15 | Advanced Cardiovascular Systems, Inc. | Abluminal, multilayer coating constructs for drug-delivery stents |
WO2006076381A2 (en) | 2005-01-12 | 2006-07-20 | Legacy Electronics, Inc. | Radial circuit board, system, and methods |
US8119458B2 (en) * | 2005-02-01 | 2012-02-21 | Nagraid S.A. | Placement method of an electronic module on a substrate |
US7785932B2 (en) * | 2005-02-01 | 2010-08-31 | Nagraid S.A. | Placement method of an electronic module on a substrate and device produced by said method |
EP1686512A1 (fr) * | 2005-02-01 | 2006-08-02 | NagraID S.A. | Procédé de placement d'un ensemble électronique sur un substrat et dispositif de placement d'un tel ensemble |
DE102005013500A1 (de) * | 2005-03-23 | 2006-10-05 | Infineon Technologies Ag | Halbleiteranordnung und Verfahren zum Herstellen einer Halbleiteranordnung |
JP2006286798A (ja) * | 2005-03-31 | 2006-10-19 | Toray Eng Co Ltd | 実装方法および装置 |
JP4544143B2 (ja) | 2005-06-17 | 2010-09-15 | セイコーエプソン株式会社 | 半導体装置の製造方法、半導体装置、回路基板及び電子機器 |
CN100433250C (zh) * | 2005-06-17 | 2008-11-12 | 精工爱普生株式会社 | 半导体装置制造方法、半导体装置、电路基板 |
JP2007123413A (ja) * | 2005-10-26 | 2007-05-17 | Elpida Memory Inc | 半導体装置の製造方法 |
KR100753393B1 (ko) * | 2005-11-03 | 2007-09-13 | 아이엔지플렉스(주) | 박판적층 연성회로기판 및 그 제조방법 |
US20070117268A1 (en) * | 2005-11-23 | 2007-05-24 | Baker Hughes, Inc. | Ball grid attachment |
US7867547B2 (en) | 2005-12-19 | 2011-01-11 | Advanced Cardiovascular Systems, Inc. | Selectively coating luminal surfaces of stents |
TW200740320A (en) * | 2006-04-04 | 2007-10-16 | Chicony Electronic Co Ltd | Method of adhering electronic element and apparatus using the method |
US8069814B2 (en) | 2006-05-04 | 2011-12-06 | Advanced Cardiovascular Systems, Inc. | Stent support devices |
US8603530B2 (en) | 2006-06-14 | 2013-12-10 | Abbott Cardiovascular Systems Inc. | Nanoshell therapy |
US8048448B2 (en) | 2006-06-15 | 2011-11-01 | Abbott Cardiovascular Systems Inc. | Nanoshells for drug delivery |
US8017237B2 (en) | 2006-06-23 | 2011-09-13 | Abbott Cardiovascular Systems, Inc. | Nanoshells on polymers |
JP5020629B2 (ja) * | 2006-12-28 | 2012-09-05 | パナソニック株式会社 | 電子部品の接続方法 |
JP5029026B2 (ja) * | 2007-01-18 | 2012-09-19 | 富士通株式会社 | 電子装置の製造方法 |
KR100891330B1 (ko) * | 2007-02-21 | 2009-03-31 | 삼성전자주식회사 | 반도체 패키지 장치와, 반도체 패키지의 제조방법과,반도체 패키지 장치를 갖는 카드 장치 및 반도체 패키지장치를 갖는 카드 장치의 제조 방법 |
US8048441B2 (en) | 2007-06-25 | 2011-11-01 | Abbott Cardiovascular Systems, Inc. | Nanobead releasing medical devices |
KR20090041756A (ko) * | 2007-10-24 | 2009-04-29 | 삼성전자주식회사 | 접착층을 갖는 프린트 배선 기판 및 이를 이용한 반도체패키지 |
WO2009122854A1 (ja) * | 2008-04-03 | 2009-10-08 | シャープ株式会社 | 配線基板、その配線基板を用いた半導体装置。 |
EP2304782A1 (en) * | 2008-06-20 | 2011-04-06 | Polymer Vision Limited | An integrated circuit comprising light absorbing adhesive |
FR2943849B1 (fr) * | 2009-03-31 | 2011-08-26 | St Microelectronics Grenoble 2 | Procede de realisation de boitiers semi-conducteurs et boitier semi-conducteur |
JP2010239022A (ja) * | 2009-03-31 | 2010-10-21 | Mitsui Mining & Smelting Co Ltd | フレキシブルプリント配線基板及びこれを用いた半導体装置 |
JP5533199B2 (ja) * | 2010-04-28 | 2014-06-25 | ソニー株式会社 | 素子の基板実装方法、および、その基板実装構造 |
JP5066231B2 (ja) * | 2010-07-28 | 2012-11-07 | 日東電工株式会社 | フリップチップ型半導体裏面用フィルム、短冊状半導体裏面用フィルムの製造方法、及び、フリップチップ型半導体装置 |
TWI453872B (zh) * | 2011-06-23 | 2014-09-21 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
WO2013153745A1 (ja) * | 2012-04-10 | 2013-10-17 | パナソニック株式会社 | 電極接合方法、電極接合構造体の製造方法、および電極接合構造体の製造システム |
US10522444B2 (en) | 2013-03-11 | 2019-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Surface treatment method and apparatus for semiconductor packaging |
WO2015131185A1 (en) * | 2014-02-28 | 2015-09-03 | Intellipaper, Llc | Integrated circuitry and methods for manufacturing same |
DE102015112023B3 (de) * | 2015-07-23 | 2016-09-01 | Infineon Technologies Ag | Verfahren zum positionieren eines halbleiterchips auf einem träger und verfahren zum stoffschlüssigen verbinden eines halbleiterchips mit einem träger |
US10249515B2 (en) * | 2016-04-01 | 2019-04-02 | Intel Corporation | Electronic device package |
JP6811770B2 (ja) * | 2016-06-08 | 2021-01-13 | 株式会社Fuji | 回路形成方法 |
CN108427520A (zh) * | 2018-04-02 | 2018-08-21 | 业成科技(成都)有限公司 | 触控面板与其制造方法 |
CN113571430A (zh) * | 2020-04-28 | 2021-10-29 | 西部数据技术公司 | 具有减小的底部填充面积的倒装芯片封装体 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH104122A (ja) * | 1996-06-14 | 1998-01-06 | Hitachi Ltd | 半導体装置 |
JPH104126A (ja) * | 1996-06-14 | 1998-01-06 | Sony Corp | 実装基板、電子部品実装方法及び半導体装置 |
JPH1084014A (ja) * | 1996-07-19 | 1998-03-31 | Shinko Electric Ind Co Ltd | 半導体装置の製造方法 |
JPH10135245A (ja) * | 1996-10-31 | 1998-05-22 | Nec Corp | 半導体装置及びその製造方法 |
Family Cites Families (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5650546A (en) * | 1979-09-29 | 1981-05-07 | Sharp Corp | Semiconductor device |
JPS61156239A (ja) | 1984-12-28 | 1986-07-15 | Canon Inc | 閃光撮影装置 |
JPS61156239U (ja) * | 1985-03-19 | 1986-09-27 | ||
JPS62190342U (ja) * | 1986-05-26 | 1987-12-03 | ||
US4749120A (en) * | 1986-12-18 | 1988-06-07 | Matsushita Electric Industrial Co., Ltd. | Method of connecting a semiconductor device to a wiring board |
US4811081A (en) * | 1987-03-23 | 1989-03-07 | Motorola, Inc. | Semiconductor die bonding with conductive adhesive |
JPH01129431A (ja) * | 1987-11-16 | 1989-05-22 | Sharp Corp | 半導体チップ実装方式 |
JPH0715087B2 (ja) | 1988-07-21 | 1995-02-22 | リンテック株式会社 | 粘接着テープおよびその使用方法 |
JP2780293B2 (ja) | 1988-12-19 | 1998-07-30 | 松下電器産業株式会社 | 半導体装置 |
US5115545A (en) * | 1989-03-28 | 1992-05-26 | Matsushita Electric Industrial Co., Ltd. | Apparatus for connecting semiconductor devices to wiring boards |
JPH0521655A (ja) * | 1990-11-28 | 1993-01-29 | Mitsubishi Electric Corp | 半導体装置および半導体装置用パツケージ |
US5128746A (en) * | 1990-09-27 | 1992-07-07 | Motorola, Inc. | Adhesive and encapsulant material with fluxing properties |
US5136365A (en) * | 1990-09-27 | 1992-08-04 | Motorola, Inc. | Anisotropic conductive adhesive and encapsulant material |
JPH04292803A (ja) * | 1991-03-20 | 1992-10-16 | Hitachi Ltd | 異方導電性フィルム |
JP2722857B2 (ja) | 1991-04-30 | 1998-03-09 | 日本ビクター株式会社 | レンズ板の製作方法 |
JP2702839B2 (ja) * | 1991-11-20 | 1998-01-26 | シャープ株式会社 | 配線基板の電極構造 |
US5318651A (en) * | 1991-11-27 | 1994-06-07 | Nec Corporation | Method of bonding circuit boards |
JP3050345B2 (ja) | 1992-06-29 | 2000-06-12 | 東京応化工業株式会社 | 集積回路素子の接続方法 |
JP2678958B2 (ja) * | 1992-03-02 | 1997-11-19 | カシオ計算機株式会社 | フィルム配線基板およびその製造方法 |
US5532101A (en) * | 1992-06-15 | 1996-07-02 | Canon Kabushiki Kaisha | Image forming method |
US5535101A (en) * | 1992-11-03 | 1996-07-09 | Motorola, Inc. | Leadless integrated circuit package |
WO1994018701A1 (en) * | 1993-02-05 | 1994-08-18 | W.L. Gore & Associates, Inc. | Stress-resistant semiconductor chip-circuit board interconnect |
JPH0749413A (ja) | 1993-08-05 | 1995-02-21 | Toray Ind Inc | カラーフィルタの製造方法 |
EP0645805B1 (en) * | 1993-09-29 | 2000-11-29 | Matsushita Electric Industrial Co., Ltd. | Method for mounting a semiconductor device on a circuit board, and a circuit board with a semiconductor device mounted thereon |
JPH07225391A (ja) | 1994-02-14 | 1995-08-22 | Toshiba Corp | 液晶表示モジュール |
JPH07312377A (ja) | 1994-05-19 | 1995-11-28 | Fujitsu Ltd | 半導体チップの実装方法と実装装置 |
US5677246A (en) * | 1994-11-29 | 1997-10-14 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor devices |
US5864178A (en) * | 1995-01-12 | 1999-01-26 | Kabushiki Kaisha Toshiba | Semiconductor device with improved encapsulating resin |
KR0181615B1 (ko) * | 1995-01-30 | 1999-04-15 | 모리시다 요이치 | 반도체 장치의 실장체, 그 실장방법 및 실장용 밀봉재 |
KR100273499B1 (ko) * | 1995-05-22 | 2001-01-15 | 우찌가사끼 이사오 | 배선기판에전기접속된반도체칩을갖는반도체장치 |
ID19376A (id) | 1995-06-12 | 1998-07-09 | Matsushita Electric Ind Co Ltd | Paket unit semikonduktor, metode pemaketan unit semikonduktor, dan bahan pengkapsul untuk penggunaan dalam pemaketan unit semikonduktor (pecahan dari p-961658) |
US5578527A (en) | 1995-06-23 | 1996-11-26 | Industrial Technology Research Institute | Connection construction and method of manufacturing the same |
US5627405A (en) * | 1995-07-17 | 1997-05-06 | National Semiconductor Corporation | Integrated circuit assembly incorporating an anisotropic elecctrically conductive layer |
JP3435925B2 (ja) * | 1995-08-25 | 2003-08-11 | ソニー株式会社 | 半導体装置 |
JP2970491B2 (ja) * | 1995-09-20 | 1999-11-02 | ソニー株式会社 | 半導体パッケージ及びその製造方法 |
JP3544990B2 (ja) * | 1995-10-31 | 2004-07-21 | イビデン株式会社 | 電子部品モジュール及びその製造方法 |
JPH09219579A (ja) | 1996-02-13 | 1997-08-19 | Oki Electric Ind Co Ltd | 電子部品の接続方法及び接続装置 |
JP2806348B2 (ja) * | 1996-03-08 | 1998-09-30 | 日本電気株式会社 | 半導体素子の実装構造及びその製造方法 |
JP2828021B2 (ja) * | 1996-04-22 | 1998-11-25 | 日本電気株式会社 | ベアチップ実装構造及び製造方法 |
ZA974261B (en) | 1996-05-17 | 1997-11-17 | Canon Kk | Photovoltaic device and process for the production thereof. |
JP2891184B2 (ja) * | 1996-06-13 | 1999-05-17 | 日本電気株式会社 | 半導体装置及びその製造方法 |
JP3261981B2 (ja) * | 1996-06-17 | 2002-03-04 | 松下電器産業株式会社 | バンプ付きワークのボンディング方法およびボンディング構造 |
JPH1041615A (ja) * | 1996-07-19 | 1998-02-13 | Matsushita Electric Ind Co Ltd | 半導体チップ実装用基板、及び半導体チップの実装方法 |
JPH1041694A (ja) * | 1996-07-25 | 1998-02-13 | Sharp Corp | 半導体素子の基板実装構造及びその実装方法 |
JP3928753B2 (ja) * | 1996-08-06 | 2007-06-13 | 日立化成工業株式会社 | マルチチップ実装法、および接着剤付チップの製造方法 |
US6020047A (en) | 1996-09-04 | 2000-02-01 | Kimberly-Clark Worldwide, Inc. | Polymer films having a printed self-assembling monolayer |
JPH1098076A (ja) * | 1996-09-24 | 1998-04-14 | Oki Electric Ind Co Ltd | 半導体素子の実装方法 |
JPH10116855A (ja) | 1996-10-09 | 1998-05-06 | Oki Electric Ind Co Ltd | 半導体部品の実装装置および実装方法 |
JPH10125725A (ja) | 1996-10-18 | 1998-05-15 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JPH10168411A (ja) | 1996-12-06 | 1998-06-23 | Seiko Epson Corp | 異方性導電接着剤、液晶表示装置及び電子機器 |
JPH10173003A (ja) * | 1996-12-13 | 1998-06-26 | Sharp Corp | 半導体装置とその製造方法およびフィルムキャリアテープとその製造方法 |
US5814401A (en) * | 1997-02-04 | 1998-09-29 | Motorola, Inc. | Selectively filled adhesive film containing a fluxing agent |
AUPO515297A0 (en) | 1997-02-19 | 1997-04-11 | Future Fibre Technologies Pty Ltd | A method of providing in-situ chirped gratings in waveguides and waveguides made by that method |
TW442693B (en) | 1997-02-24 | 2001-06-23 | Seiko Epson Corp | Color filter and its manufacturing method |
JPH10270496A (ja) * | 1997-03-27 | 1998-10-09 | Hitachi Ltd | 電子装置、情報処理装置、半導体装置並びに半導体チップの実装方法 |
US5783465A (en) * | 1997-04-03 | 1998-07-21 | Lucent Technologies Inc. | Compliant bump technology |
US6077382A (en) * | 1997-05-09 | 2000-06-20 | Citizen Watch Co., Ltd | Mounting method of semiconductor chip |
US6175345B1 (en) | 1997-06-02 | 2001-01-16 | Canon Kabushiki Kaisha | Electroluminescence device, electroluminescence apparatus, and production methods thereof |
DE69835747T2 (de) * | 1997-06-26 | 2007-09-13 | Hitachi Chemical Co., Ltd. | Substrat zur montage von halbleiterchips |
US6407461B1 (en) * | 1997-06-27 | 2002-06-18 | International Business Machines Corporation | Injection molded integrated circuit chip assembly |
JPH1167795A (ja) * | 1997-08-08 | 1999-03-09 | Nec Corp | 半導体チップ搭載装置及び半導体チップ搭載方法並びに半導体装置 |
JPH1167979A (ja) * | 1997-08-13 | 1999-03-09 | Citizen Watch Co Ltd | フリップチップ半導体パッケージの実装構造及びその製造方法 |
US6353182B1 (en) * | 1997-08-18 | 2002-03-05 | International Business Machines Corporation | Proper choice of the encapsulant volumetric CTE for different PGBA substrates |
US6049124A (en) * | 1997-12-10 | 2000-04-11 | Intel Corporation | Semiconductor package |
US6157085A (en) * | 1998-04-07 | 2000-12-05 | Citizen Watch Co., Ltd. | Semiconductor device for preventing exfoliation from occurring between a semiconductor chip and a resin substrate |
KR100352865B1 (ko) * | 1998-04-07 | 2002-09-16 | 신꼬오덴기 고교 가부시키가이샤 | 반도체 장치 및 그 제조방법 |
JP2000012609A (ja) * | 1998-06-17 | 2000-01-14 | Shinko Electric Ind Co Ltd | 回路基板への半導体チップの実装方法 |
JP2000022329A (ja) | 1998-06-29 | 2000-01-21 | Toshiba Corp | 配線基板および電子ユニットおよび電子部品実装方法 |
JP3951462B2 (ja) | 1998-06-30 | 2007-08-01 | カシオ計算機株式会社 | 電子部品実装体及びその製造方法 |
JP3278055B2 (ja) * | 1998-06-30 | 2002-04-30 | セイコーインスツルメンツ株式会社 | 電子回路装置 |
KR100629923B1 (ko) | 1998-09-30 | 2006-09-29 | 돗빤호무즈가부시기가이샤 | 도전성페이스트와 도전성페이스트의 경화방법, 및 도전성페이스트를 이용한 비접촉형 데이터송수신체용 안테나의 형성방법과, 비접촉형 데이터송수신체 |
US6040631A (en) * | 1999-01-27 | 2000-03-21 | International Business Machines Corporation | Method of improved cavity BGA circuit package |
US6225704B1 (en) * | 1999-02-12 | 2001-05-01 | Shin-Etsu Chemical Co., Ltd. | Flip-chip type semiconductor device |
-
1999
- 1999-06-25 JP JP2000558550A patent/JP4448617B2/ja not_active Expired - Fee Related
- 1999-06-25 US US09/486,317 patent/US6462284B1/en not_active Expired - Lifetime
- 1999-06-25 CN CNB998010669A patent/CN1143374C/zh not_active Expired - Fee Related
- 1999-06-25 KR KR10-2000-7002052A patent/KR100510387B1/ko not_active IP Right Cessation
- 1999-06-25 SG SG200200598A patent/SG102032A1/en unknown
- 1999-06-25 WO PCT/JP1999/003420 patent/WO2000002245A1/ja active IP Right Grant
- 1999-06-25 CN CNB998010650A patent/CN1143373C/zh not_active Expired - Fee Related
- 1999-06-25 KR KR10-2000-7001923A patent/KR100509874B1/ko not_active IP Right Cessation
- 1999-06-25 WO PCT/JP1999/003417 patent/WO2000002243A1/ja active IP Right Grant
- 1999-06-25 US US09/486,561 patent/US6995476B2/en not_active Expired - Fee Related
- 1999-06-25 JP JP2000558551A patent/JP3702788B2/ja not_active Expired - Fee Related
- 1999-06-25 KR KR10-2000-7002056A patent/KR100514559B1/ko not_active IP Right Cessation
- 1999-06-25 CN CNB998014397A patent/CN1143375C/zh not_active Expired - Fee Related
- 1999-06-25 JP JP2000558549A patent/JP3692935B2/ja not_active Expired - Fee Related
- 1999-06-25 WO PCT/JP1999/003418 patent/WO2000002244A1/ja active IP Right Grant
- 1999-06-29 TW TW088111021A patent/TW454278B/zh not_active IP Right Cessation
- 1999-06-29 TW TW088111010A patent/TW452896B/zh not_active IP Right Cessation
- 1999-06-30 TW TW088111123A patent/TW414985B/zh not_active IP Right Cessation
-
2001
- 2001-05-07 HK HK01103203A patent/HK1032671A1/xx not_active IP Right Cessation
- 2001-05-11 HK HK01103293A patent/HK1032672A1/xx not_active IP Right Cessation
- 2001-05-28 HK HK01103675A patent/HK1033201A1/xx not_active IP Right Cessation
-
2002
- 2002-07-09 US US10/190,515 patent/US6972381B2/en not_active Expired - Fee Related
- 2002-07-09 US US10/190,580 patent/US6763994B2/en not_active Expired - Lifetime
-
2004
- 2004-07-20 US US10/893,993 patent/US20040256739A1/en not_active Abandoned
-
2005
- 2005-11-15 US US11/272,698 patent/US7198984B2/en not_active Expired - Fee Related
-
2006
- 2006-03-29 US US11/391,559 patent/US7332371B2/en not_active Expired - Fee Related
-
2007
- 2007-02-15 US US11/675,561 patent/US7560819B2/en not_active Expired - Fee Related
- 2007-12-21 US US12/003,367 patent/US7868466B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH104122A (ja) * | 1996-06-14 | 1998-01-06 | Hitachi Ltd | 半導体装置 |
JPH104126A (ja) * | 1996-06-14 | 1998-01-06 | Sony Corp | 実装基板、電子部品実装方法及び半導体装置 |
JPH1084014A (ja) * | 1996-07-19 | 1998-03-31 | Shinko Electric Ind Co Ltd | 半導体装置の製造方法 |
JPH10135245A (ja) * | 1996-10-31 | 1998-05-22 | Nec Corp | 半導体装置及びその製造方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007302864A (ja) * | 2006-04-11 | 2007-11-22 | Hitachi Chem Co Ltd | 接着フィルム、これを用いた回路部材の接続構造 |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2000002245A1 (fr) | Dispositif a semi-conducteur, procede de fabrication associe, carte imprimee et dispositif electronique | |
US7420282B2 (en) | Connection structure for connecting semiconductor element and wiring board, and semiconductor device | |
KR20010053088A (ko) | 전자 장치용 접착제 예비성형체 덮개의 제조 방법 | |
US7521293B2 (en) | Method of manufacturing semiconductor device, semiconductor device, circuit board, and electronic instrument | |
JP3565090B2 (ja) | 半導体装置の製造方法 | |
JP4288517B2 (ja) | 半導体装置の製造方法 | |
KR100923542B1 (ko) | 이형재를 이용한 임베디드 반도체 패키지 장치 및 그 제조 방법 | |
JP2005252310A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
JP5589598B2 (ja) | 半導体装置の製造方法 | |
JP3668686B2 (ja) | チップ部品の実装構造 | |
JP4310631B2 (ja) | 半導体装置、回路基板並びに電子機器 | |
JPH10289929A (ja) | 表面実装部品の実装方法 | |
KR20000011511A (ko) | 반도체장치및그제조방법,회로기판및전자기기 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 99801439.7 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR SG US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020007001923 Country of ref document: KR Ref document number: 09486317 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1020007001923 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020007001923 Country of ref document: KR |