WO2000005748A2 - Blind pin placement on circuit boards - Google Patents

Blind pin placement on circuit boards Download PDF

Info

Publication number
WO2000005748A2
WO2000005748A2 PCT/US1999/016745 US9916745W WO0005748A2 WO 2000005748 A2 WO2000005748 A2 WO 2000005748A2 US 9916745 W US9916745 W US 9916745W WO 0005748 A2 WO0005748 A2 WO 0005748A2
Authority
WO
WIPO (PCT)
Prior art keywords
hole
conductive
pin
board
assembly
Prior art date
Application number
PCT/US1999/016745
Other languages
French (fr)
Other versions
WO2000005748A3 (en
Inventor
Timothy C. Collins
Bo Pi
James Brunsch
Original Assignee
Digirad Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digirad Corporation filed Critical Digirad Corporation
Priority to AU51266/99A priority Critical patent/AU5126699A/en
Publication of WO2000005748A2 publication Critical patent/WO2000005748A2/en
Publication of WO2000005748A3 publication Critical patent/WO2000005748A3/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • H05K1/112Pads for surface mounting, e.g. lay-out directly combined with via connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/09472Recessed pad for surface mounting; Recessed electrode of component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09509Blind vias, i.e. vias having one side closed
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/1031Surface mounted metallic connector elements
    • H05K2201/10318Surface mounted metallic pins
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives

Definitions

  • This application relates to electronic circuits and, more particularly, to techniques for producing more reliable electronic circuits.
  • PGA pin grid array
  • PGAs very high-density pin grid arrays
  • Hole placement processes are very mature and tend to yield very precise hole placement.
  • the techniques described here avoid the imprecision usually associated with surface mount techniques. Yet, unlike through-hole techniques, these techniques allow electrical isolation between two sides of a circuit board. These techniques also allow more robust pin placement since pins with relatively small shaft diameters can be used with no reduction in mechanical stability or strength.
  • One technique involves forming a hole in one side of a circuit board and only partially through the board.
  • a pin such as an electrically conductive lead, is then inserted into the hole, and an adhesive material is used to bond the pin to the circuit board.
  • the hole has conductive side walls and a conductive bottom that contact the conductive pin electrically.
  • a conductive layer in the circuit board usually terminates at the hole in these embodiments, and the adhesive usually includes a conductive material that electrically couples the pin to the conductive layer.
  • the pin often includes a head that is as wide as the hole and that is positioned within the hole. The shaft of the pin extends from the head out of the hole. A serrated surface on the head contacts the side surfaces of the hole and thus provides added mechanical stability.
  • a nonconductive adhesive material is placed on an outer surface of the circuit board and around the pin to strengthen the mechanical bond between the two.
  • the nonconductive adhesive is often used in conjunction with a conductive adhesive placed within the hole.
  • FIG. 1 is perspective view of an array of multichip modules for use in radiation detection and imaging.
  • FIG. 2 is a functional block diagram of a radiation detection and imaging system.
  • FIG. 3 is a partial exploded view of a detection module having a heat sink that also acts as an EMI shield between the module's analog and digital components.
  • FIG. 4 is a cross-sectional view of a detection module in which conductive pins protrude from blind vias in printed circuit boards.
  • FIGS. 1 and 2 show an array 100 of radiation detection modules 102, 104, 106, 108, each of which includes an array of detection elements 110.
  • the detection elements 110 each react to incoming radiation, such as gamma radiation, by collecting charge induced by the radiation and converting the collected charge into analog signals.
  • the signals are delivered to a processing system 112, along with signals indicating which of the detection elements 110 produces each of the signals, and are used to monitor the amount and spatial location of radiation striking the array 100.
  • the processing system 112 usually gathers statistics about the incoming radiation and stores the statistics in an electronic storage device 114, such as a disk drive or a bank of non- volatile memory.
  • an imaging system 116 produces image data representing an object from which the radiation emanates, such as a human organ into which a radio-tracing chemical has been injected.
  • the imaging system 116 delivers the image data to a display device, such as an LCD display or a CRT display, which generates and displays an image of the object.
  • a display device such as an LCD display or a CRT display
  • each of the radiation detection modules 102, 104, 106, 108 is a tightly packed multichip module (MCM, or "module") 120 that includes both analog components 122, 124 and digital components 126 mounted on one side 128 of a printed circuit board 130 (the "MCM board").
  • the detection elements 110 (not shown in FIG. 3) are mounted on the other side 132 of the MCM board 130.
  • the analog components 122, 124 receive and process analog signals from the detection elements 110 and then deliver these signals, in either analog or digital form, to the digital processing components 126. Both the analog components 122, 124 and the digital components 126 connect to conductive pins 134, 136 via conductive traces 138, 140 on the board 130.
  • the conductive pins 134, 136 deliver signals from the respective analog and digital components to the processing system and, in some cases, to other modules in the detection systems.
  • the conductive pins 134, 136 also serve to mount the MCM board 130 to a larger circuit board, or "motherboard" 142, onto which all of the modules in the array 100 (not shown in FIG. 3) mount.
  • the conductive pins 134, 136 are arranged in a configuration known as a pin grid array (PGA), in which each pin lies at a particular physical location associated with the type of signal carried by the pin. This ensures that the multichip modules are interchangeable, so that any given module can fill any given position in the module array.
  • PGA pin grid array
  • the pins 134 that carry analog signals and the pins 136 that carry digital signals are in very close proximity to each other, which, in conventional systems, often leads to unwanted electromagnetic interference (EMI) on the analog signal lines. This interference degrades the electrical performance, including both the fidelity and the efficiency, of the module 120.
  • EMI electromagnetic interference
  • Other potential sources of electromagnetic interference on the analog signal lines are the digital components themselves. In many modules, the analog and digital components are packed so tightly that the digital components interfere with the operation of the analog components.
  • the module 120 shown here is designed to virtually eliminate EMI between the digital and analog components.
  • the analog components 134 and the digital components 136 are placed on physically distinct sections of the board 130 and are separated physically by an EMI shield 144.
  • the EMI shield 144 surrounds both the digital components 126 and the digital pins 136 and therefore terminates the electromagnetic fields generated by the digital signals before these fields reach the analog components 124, 126 or the analog pins 134.
  • the EMI shield 144 is manufactured from any of a wide variety of materials that almost fully attenuate electromagnetic fields, including metals, such as copper or gold, with low electrical impedances.
  • One technique for producing the EMI shield 144 is by stamping or milling the shield 144 from a metal sheet or bar.
  • EMI shield 144 Several techniques exist for mounting the EMI shield 144 to the circuit board 130, including the use of screws or other mechanical devices.
  • One technique involves forming a conductive trace 146 on the circuit board 130, the shape of which matches the footprint of the EMI shield 144.
  • a conductive adhesive such as solder, is used to bond the EMI shield 144 to the conductive trace 146.
  • a non-conductive adhesive material 148 such as epoxy resin, placed at the junction between the EMI shield 144 and the circuit board 130 strengthens the mechanical bond between the two without disrupting the operation of the electronic components.
  • FIG. 4 also shows the EMI shield 144 connected to the motherboard 142.
  • the motherboard 142 includes a conductive trace, like that shown in FIG. 3, having a shape that matches the footprint of the EMI shield 144.
  • Techniques for bonding the EMI shield 144 to the motherboard 122 include the use of a conductive adhesive and/or a direct mechanical contact.
  • the MCM board 130 includes an internal conductive plane 152 that lies roughly adjacent the EMI shield 144 and spans the entire surface area surrounded by the conductive trace 146 to which the EMI shield 144 bonds.
  • One or more conductive vias 153, 155 connect this plane 152 to the conductive trace 146 to complete the EMI shield 144, so that the digital components are surrounded on all sides by an EMI-terminating enclosure.
  • Some embodiments also include a similar conductive plane 154 in the motherboard 142.
  • the EMI shield also includes an electrically conductive stud 156 that protrudes through a hole 158 in the motherboard 142 and connects electrically to a conductive plate 160 that is shunted to ground.
  • the stud 156 is threaded, and an electrically conductive nut 162 is used to couple the stud 156 to the conductive plate 160.
  • the stud 156 and the plate 160 together serve to siphon away electrical current induced in the EMI shield 144 by the terminated electromagnetic fields.
  • the EMI shield 144 also serves as a heat sink to remove heat generated by the analog and digital components from the module 120.
  • the shield is manufactured from a material with good heat-sinking properties, including metals and synthetic materials with low thermal impedances.
  • the stud 156 and the conductive plate 160 also are produced from thermally conductive materials, so that heat generated within the module 120 flows through the shield 144 and into the conductive plate 160, away from the electronic components in the module 120.
  • FIG. 4 also shows a pin-mounting arrangement that inhibits interference between digital and analog components, that allows electrical isolation between the two sides of each circuit board, that promotes precise positioning of the pins 164, 166 and the circuit boards 130, 142, and that enhances the mechanical stability of the detection modules and the module array.
  • each module includes radiation detection elements mounted on the front side 132 of the MCM board 130.
  • Traditional through-hole mounting technologies require the pins and components mounted on the back side 128 of the MCM board 130 to protrude through the board to its front side 132. This tends to interfere with the operation of the analog detection elements.
  • the module shown here includes conductive pins 164, 166 that mount to the MCM board 130 using neither through-hole nor surface mount technologies.
  • the board 130 includes a hole, known as a "blind via” 170, that penetrates only partially through the board 130.
  • the blind via 170 allows electrical isolation between the two sides 128, 132 of the MCM board 130.
  • one or more conductive planes 175 formed between each blind via 170 and the front side 132 of the board 130 enhance electrical isolation between the two sides of the board 130 by shielding the board's front side 132 from any electromagnetic fields that may emanate from the pins.
  • Techniques suitable for forming the blind via 170 include conventional drilling or lamination techniques.
  • the blind via 170 is usually plated with a conductive material 172, such as copper or gold, that connects to one or more internal conductive layers 174 of the board 130.
  • the conductive pin 164, 166 is inserted into the blind via 170 and is held in place by a conductive adhesive material 176, such as solder.
  • each conductive pin 164, 166 includes a cap, or head 180, that is wider than the shaft 182 of the pin and approximately as wide as the blind via 170. The head 180 improves the electrical connection between the pin 164, 166 and the conductive material 172 that plates the blind via 170 by contacting the side wall of the blind via 170 mechanically.
  • the head 180 also improves the mechanical stability of the pin 164, 166, thus allowing the use of a narrow shaft 182 on each pin.
  • Some embodiments of the head 180 include a serrated surface to improve the contact force between the head 180 and the wall of the blind via 170.
  • the head 180 has a roughly cone-shaped base and a 90-degree shoulder opposite the base forming an arrow head shape. This shape serves both to facilitate insertion of the pin into the via and to help the adhesive lock the pin into the via.
  • the motherboard 142 also includes one or more blind vias 184 at which some of the conductive pins terminate.
  • the structure of the blind vias 184 in the motherboard 142 is the same as that of the blind vias 170 in the MCM board 130, .
  • a socket 186 is inserted into each of the blind vias 184 on the motherboard 142 before the pin 164 is inserted into the via 184.
  • the socket 186 grips the pin 164 and thus provides a strong and reliable mechanical connection between the two circuit boards 130, 142.
  • the socket 186 is formed from an electrically conductive material when electrical connection between the pin 164 and the motherboard 142 is needed.
  • the blind via technique described here is useful in virtually any application, especially those in which through-hole and surface mount technologies present problems.
  • the heat transfer and EMI shielding technique described here is useful in virtually any application in heat transfer and electromagnetic interference are concerns.
  • the heat sink/EMI shield does not enclose the digital circuitry, but merely forms a wall between the digital and analog components, such as when the digital components reside on one half of the board and the analog components reside on the other half.
  • more than one heat sink/EMI shield is used to separate multiple sections of digital components from interspersed sections of analog components.
  • blind via configuration is shown here only outside of the EMI shield, blind vias are most frequently used with the digital pins surrounded by the EMI shield. Accordingly, other embodiments are within the scope of the following claims.

Abstract

A technique for use in manufacturing electronic assemblies involves forming a hole (170) in one side (128) of a circuit board (130) and only partially through the board. A pin (164, 166), such as an electrically conductive lead, is then inserted into the hole, and an adhesive material (176, 178) is used to bond the pin to the circuit board.

Description

BLIND PIN PLACEMENT ON CIRCUIT BOARDS
RELATED APPLICATIONS
This application claims priority from U.S. Provisional Application 60/093,833, filed on July 22, 1998.
TECHNICAL FIELD
This application relates to electronic circuits and, more particularly, to techniques for producing more reliable electronic circuits.
BACKGROUND Many types of electronic circuits, such as radiation detection and imaging modules, include both analog and digital circuit components packed tightly into small areas, often on one side of a printed circuit board. Signals from these circuits are often connected to other printed circuit boards via pins and mating sockets. For example, some types of radiation detection and imaging systems use pin grid array (PGA) packaging structures that allow tiling of many multichip detection modules (MCMs) on a single printed circuit board, known as a "motherboard," to form a large array of detection modules. Some PGA layouts place analog and digital signal pins in close proximity, which often causes the digital signal lines to produce unwanted electromagnetic interference (EMI) on the highly sensitive analog signal lines. A lack of available surface area in tightly packed PGA designs also makes it difficult to transfer heat away from the circuit components.
Moreover, traditional techniques for mounting components and conductive pins to printed circuit boards, such as through-hole and surface mount technologies, present several problems when used in tightly packed circuits, such as multichip detection modules, especially when one side of the printed circuit is reserved for a particular use. For example, some radiation detecting MCMs are formed from circuit boards that include radiation or optical detection elements, such as photodiodes, on the front sides of the boards and include analog and digital circuit components on the back sides of the boards. Using through-hole technology to mount digital circuit components on the backsides in many cases would interfere with the operation of the analog detection elements on the front sides. Likewise, surface mount components, especially conductive pins that connect circuit boards mechanically and electrically, tend to slide during the solder reflow process and thus are difficult to align precisely. Because it is often desirable to minimize the gap space between detection modules mounted on a motherboard, and because the pins mechanically locate the detection modules to the motherboard, precise alignment of the pins is necessary.
SUMMARY The structures and techniques described here facilitate the design of very high-density pin grid arrays (PGAs). Pin-positioning errors are greatly reduced because the expected error in the positioning of pins is approximately the same as the expected error in the positioning of holes. Hole placement processes are very mature and tend to yield very precise hole placement. The techniques described here avoid the imprecision usually associated with surface mount techniques. Yet, unlike through-hole techniques, these techniques allow electrical isolation between two sides of a circuit board. These techniques also allow more robust pin placement since pins with relatively small shaft diameters can be used with no reduction in mechanical stability or strength.
Aspects of the invention include techniques for use in manufacturing electronic assemblies. One technique involves forming a hole in one side of a circuit board and only partially through the board. A pin, such as an electrically conductive lead, is then inserted into the hole, and an adhesive material is used to bond the pin to the circuit board. In some embodiments, the hole has conductive side walls and a conductive bottom that contact the conductive pin electrically. A conductive layer in the circuit board usually terminates at the hole in these embodiments, and the adhesive usually includes a conductive material that electrically couples the pin to the conductive layer. The pin often includes a head that is as wide as the hole and that is positioned within the hole. The shaft of the pin extends from the head out of the hole. A serrated surface on the head contacts the side surfaces of the hole and thus provides added mechanical stability.
In other embodiments, a nonconductive adhesive material is placed on an outer surface of the circuit board and around the pin to strengthen the mechanical bond between the two. The nonconductive adhesive is often used in conjunction with a conductive adhesive placed within the hole. The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
DESCRIPTION OF DRAWINGS
FIG. 1 is perspective view of an array of multichip modules for use in radiation detection and imaging.
FIG. 2 is a functional block diagram of a radiation detection and imaging system. FIG. 3 is a partial exploded view of a detection module having a heat sink that also acts as an EMI shield between the module's analog and digital components.
FIG. 4 is a cross-sectional view of a detection module in which conductive pins protrude from blind vias in printed circuit boards.
Like reference numbers and designations in the various drawings indicate like elements.
DETAILED DESCRIPTION FIGS. 1 and 2 show an array 100 of radiation detection modules 102, 104, 106, 108, each of which includes an array of detection elements 110. The detection elements 110 each react to incoming radiation, such as gamma radiation, by collecting charge induced by the radiation and converting the collected charge into analog signals. The signals are delivered to a processing system 112, along with signals indicating which of the detection elements 110 produces each of the signals, and are used to monitor the amount and spatial location of radiation striking the array 100. The processing system 112 usually gathers statistics about the incoming radiation and stores the statistics in an electronic storage device 114, such as a disk drive or a bank of non- volatile memory. In many systems, an imaging system 116 produces image data representing an object from which the radiation emanates, such as a human organ into which a radio-tracing chemical has been injected. The imaging system 116 delivers the image data to a display device, such as an LCD display or a CRT display, which generates and displays an image of the object. As shown in FIG. 3, each of the radiation detection modules 102, 104, 106, 108 is a tightly packed multichip module (MCM, or "module") 120 that includes both analog components 122, 124 and digital components 126 mounted on one side 128 of a printed circuit board 130 (the "MCM board"). The detection elements 110 (not shown in FIG. 3) are mounted on the other side 132 of the MCM board 130. The analog components 122, 124 receive and process analog signals from the detection elements 110 and then deliver these signals, in either analog or digital form, to the digital processing components 126. Both the analog components 122, 124 and the digital components 126 connect to conductive pins 134, 136 via conductive traces 138, 140 on the board 130. The conductive pins 134, 136 deliver signals from the respective analog and digital components to the processing system and, in some cases, to other modules in the detection systems. The conductive pins 134, 136 also serve to mount the MCM board 130 to a larger circuit board, or "motherboard" 142, onto which all of the modules in the array 100 (not shown in FIG. 3) mount.
The conductive pins 134, 136 are arranged in a configuration known as a pin grid array (PGA), in which each pin lies at a particular physical location associated with the type of signal carried by the pin. This ensures that the multichip modules are interchangeable, so that any given module can fill any given position in the module array. In a densely packed pin grid array, the pins 134 that carry analog signals and the pins 136 that carry digital signals are in very close proximity to each other, which, in conventional systems, often leads to unwanted electromagnetic interference (EMI) on the analog signal lines. This interference degrades the electrical performance, including both the fidelity and the efficiency, of the module 120. Other potential sources of electromagnetic interference on the analog signal lines are the digital components themselves. In many modules, the analog and digital components are packed so tightly that the digital components interfere with the operation of the analog components.
The module 120 shown here is designed to virtually eliminate EMI between the digital and analog components. The analog components 134 and the digital components 136 are placed on physically distinct sections of the board 130 and are separated physically by an EMI shield 144. In the example shown here, the EMI shield 144 surrounds both the digital components 126 and the digital pins 136 and therefore terminates the electromagnetic fields generated by the digital signals before these fields reach the analog components 124, 126 or the analog pins 134. The EMI shield 144 is manufactured from any of a wide variety of materials that almost fully attenuate electromagnetic fields, including metals, such as copper or gold, with low electrical impedances. One technique for producing the EMI shield 144 is by stamping or milling the shield 144 from a metal sheet or bar.
Several techniques exist for mounting the EMI shield 144 to the circuit board 130, including the use of screws or other mechanical devices. One technique involves forming a conductive trace 146 on the circuit board 130, the shape of which matches the footprint of the EMI shield 144. A conductive adhesive, such as solder, is used to bond the EMI shield 144 to the conductive trace 146. As shown in FIG. 4, a non-conductive adhesive material 148, such as epoxy resin, placed at the junction between the EMI shield 144 and the circuit board 130 strengthens the mechanical bond between the two without disrupting the operation of the electronic components.
FIG. 4 also shows the EMI shield 144 connected to the motherboard 142. In this example, the motherboard 142 includes a conductive trace, like that shown in FIG. 3, having a shape that matches the footprint of the EMI shield 144. Techniques for bonding the EMI shield 144 to the motherboard 122 include the use of a conductive adhesive and/or a direct mechanical contact. In some embodiments, the MCM board 130 includes an internal conductive plane 152 that lies roughly adjacent the EMI shield 144 and spans the entire surface area surrounded by the conductive trace 146 to which the EMI shield 144 bonds. One or more conductive vias 153, 155 connect this plane 152 to the conductive trace 146 to complete the EMI shield 144, so that the digital components are surrounded on all sides by an EMI-terminating enclosure. Some embodiments also include a similar conductive plane 154 in the motherboard 142.
The EMI shield also includes an electrically conductive stud 156 that protrudes through a hole 158 in the motherboard 142 and connects electrically to a conductive plate 160 that is shunted to ground. In some embodiments, the stud 156 is threaded, and an electrically conductive nut 162 is used to couple the stud 156 to the conductive plate 160.
The stud 156 and the plate 160 together serve to siphon away electrical current induced in the EMI shield 144 by the terminated electromagnetic fields.
In some embodiments, the EMI shield 144 also serves as a heat sink to remove heat generated by the analog and digital components from the module 120. In these embodiments, the shield is manufactured from a material with good heat-sinking properties, including metals and synthetic materials with low thermal impedances. The stud 156 and the conductive plate 160 also are produced from thermally conductive materials, so that heat generated within the module 120 flows through the shield 144 and into the conductive plate 160, away from the electronic components in the module 120.
FIG. 4 also shows a pin-mounting arrangement that inhibits interference between digital and analog components, that allows electrical isolation between the two sides of each circuit board, that promotes precise positioning of the pins 164, 166 and the circuit boards 130, 142, and that enhances the mechanical stability of the detection modules and the module array. As described above, each module includes radiation detection elements mounted on the front side 132 of the MCM board 130. Traditional through-hole mounting technologies require the pins and components mounted on the back side 128 of the MCM board 130 to protrude through the board to its front side 132. This tends to interfere with the operation of the analog detection elements. When surface mount technologies are used, the components on the back side 128, particular the conductive pins 164, 166, tend to slide during the solder reflow process, which leads to imprecise alignment of the components and, on densely packed boards, often leads to interference between pins. The module shown here includes conductive pins 164, 166 that mount to the MCM board 130 using neither through-hole nor surface mount technologies. For each of the pins 164, 166, the board 130 includes a hole, known as a "blind via" 170, that penetrates only partially through the board 130. The blind via 170 allows electrical isolation between the two sides 128, 132 of the MCM board 130. In some embodiments, one or more conductive planes 175 formed between each blind via 170 and the front side 132 of the board 130 enhance electrical isolation between the two sides of the board 130 by shielding the board's front side 132 from any electromagnetic fields that may emanate from the pins. Techniques suitable for forming the blind via 170 include conventional drilling or lamination techniques. The blind via 170 is usually plated with a conductive material 172, such as copper or gold, that connects to one or more internal conductive layers 174 of the board 130. The conductive pin 164, 166 is inserted into the blind via 170 and is held in place by a conductive adhesive material 176, such as solder. Using a conductive adhesive material also ensures that the pin 164, 166 connects electrically to the internal conductive layer 174. In some cases, a non-conductive adhesive material 178 is placed around the opening of the blind via 170 to provide greater mechanical strength. In a dense PGA structure, the non-conductive adhesive material 178 also serves to distribute the mechanical load evenly across the pins. In some embodiments, each conductive pin 164, 166 includes a cap, or head 180, that is wider than the shaft 182 of the pin and approximately as wide as the blind via 170. The head 180 improves the electrical connection between the pin 164, 166 and the conductive material 172 that plates the blind via 170 by contacting the side wall of the blind via 170 mechanically. This contact between the head 180 and the via wall also improves the mechanical stability of the pin 164, 166, thus allowing the use of a narrow shaft 182 on each pin. Some embodiments of the head 180 include a serrated surface to improve the contact force between the head 180 and the wall of the blind via 170. In the example shown here, the head 180 has a roughly cone-shaped base and a 90-degree shoulder opposite the base forming an arrow head shape. This shape serves both to facilitate insertion of the pin into the via and to help the adhesive lock the pin into the via. In other embodiments, the motherboard 142 also includes one or more blind vias 184 at which some of the conductive pins terminate. In general, the structure of the blind vias 184 in the motherboard 142 is the same as that of the blind vias 170 in the MCM board 130, . In some embodiments, a socket 186 is inserted into each of the blind vias 184 on the motherboard 142 before the pin 164 is inserted into the via 184. The socket 186 grips the pin 164 and thus provides a strong and reliable mechanical connection between the two circuit boards 130, 142. The socket 186 is formed from an electrically conductive material when electrical connection between the pin 164 and the motherboard 142 is needed. A number of embodiments of the present invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, while the invention has been described in terms of radiation detection systems, the blind via technique described here is useful in virtually any application, especially those in which through-hole and surface mount technologies present problems. Likewise, the heat transfer and EMI shielding technique described here is useful in virtually any application in heat transfer and electromagnetic interference are concerns.
Moreover, some systems use designs other than those shown here. For example, in some systems, the heat sink/EMI shield does not enclose the digital circuitry, but merely forms a wall between the digital and analog components, such as when the digital components reside on one half of the board and the analog components reside on the other half. In other designs, more than one heat sink/EMI shield is used to separate multiple sections of digital components from interspersed sections of analog components. And while the blind via configuration is shown here only outside of the EMI shield, blind vias are most frequently used with the digital pins surrounded by the EMI shield. Accordingly, other embodiments are within the scope of the following claims.

Claims

WHAT IS CLAIMED IS:
1. A circuit assembly comprising: (a) a circuit board having a hole formed in one side and penetrating only partially through the board; (b) a pin inserted into the hole; and (c) an adhesive that bonds the pin to the circuit board.
2. The assembly of claim 1, wherein the pin comprises a conductive material.
3. The assembly of claim 1 , wherein the hole has a conductive wall and a conductive bottom.
4. The assembly of claim 2, wherein the circuit board includes an internal conductive layer that terminates at the hole.
5. The assembly of claim 4, wherein the pin and the internal conductive layer contact each other.
6. The assembly of claim 4, wherein the adhesive includes a conductive material that electrically couples the pin to the internal conductive layer.
7. The assembly of claim 1 , wherein the pin includes a head that is as wide as the hole and that is positioned within the hole.
8. The assembly of claim 7, wherein the pin includes a shaft that extends from the head out of the hole.
9. The assembly of claim 8, wherein the shaft is narrower than the head.
10. The assembly of claim 7, wherein the head has a serrated surface that contacts the circuit board in the hole.
11. The assembly of claim 1 , wherein the adhesive includes no conductive material.
12. The assembly of claim 1, wherein the adhesive is placed on an outer surface of the circuit board around the pin.
13. The assembly of claim 1 , wherein the adhesive includes both a conductive material placed in the hole and a nonconductive material placed on an outer surface of the board.
14. An electronic module comprising: (a) a circuit board; (b) electronic components mounted on the circuit board; and (c) conductive pins extending from the circuit board and coupled electrically to the electronic components; (d) wherein the circuit board includes, for each of the conductive pins, a hole, from which the pin protrudes, formed in one side of the board and penetrating only partially through the board.
15. The module of claim 14, wherein the board includes an array of detection elements mounted on one side of the board, where each detection element generates signals in response to the presence of radiation.
16. The module of claim 15, wherein at least some of the electronic components are mounted on another side of the board.
17. The module of claim 14, further comprising an electrically and thermally conductive shield surrounding at least some of the electronic components and conductive pins to protect against electromagnetic interference and to carry heat away from the circuit board.
18. A method for use in manufacturing a circuit assembly, the method comprising: (a) forming a hole in one side of a circuit board and only partially through the board; (b) inserting a pin into the hole; and (c) applying an adhesive to bond the pin to the circuit board.
19. The method of claim 18, wherein inserting the pin includes inserting a conductive pin.
20. The method of claim 18, wherein forming the hole includes making the side walls and bottom of the hole conductive.
21. The method of claim 20, wherein forming the hole includes positioning the hole so that a conductive layer in the circuit board terminates at the hole.
22. The method of claim 21, wherein applying the adhesive includes placing a conductive adhesive material in the hole to couple the pin to the conductive layer electrically.
23. The method of claim 18, wherein applying the adhesive includes applying a non- conductive adhesive material.
24. The method of claim 18, wherein applying the adhesive includes placing the adhesive on an outer surface of the board around the pin.
5. The method of claim 18, wherein applying the adhesive includes placing a conductive adhesive material in the hole and placing a non-conductive material on an outer surface of the board.
PCT/US1999/016745 1998-07-22 1999-07-22 Blind pin placement on circuit boards WO2000005748A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU51266/99A AU5126699A (en) 1998-07-22 1999-07-22 Blind pin placement on circuit boards

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US9383398P 1998-07-22 1998-07-22
US60/093,833 1998-07-22
US35905799A 1999-07-21 1999-07-21
US35905899A 1999-07-21 1999-07-21
US09/359,058 1999-07-21
US09/359,057 1999-07-21

Publications (2)

Publication Number Publication Date
WO2000005748A2 true WO2000005748A2 (en) 2000-02-03
WO2000005748A3 WO2000005748A3 (en) 2000-05-04

Family

ID=27377583

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/016745 WO2000005748A2 (en) 1998-07-22 1999-07-22 Blind pin placement on circuit boards

Country Status (2)

Country Link
AU (1) AU5126699A (en)
WO (1) WO2000005748A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI618940B (en) * 2016-11-03 2018-03-21 Device and method for detecting blind hole of printed circuit board
EP1492168B1 (en) * 2002-03-08 2018-07-18 Hamamatsu Photonics K.K. Sensor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5739584A (en) * 1995-06-07 1998-04-14 Lsi Logic Corporation Multiple pin die package

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5006922A (en) * 1990-02-14 1991-04-09 Motorola, Inc. Packaged semiconductor device having a low cost ceramic PGA package
US5485037A (en) * 1993-04-12 1996-01-16 Amkor Electronics, Inc. Semiconductor device having a thermal dissipator and electromagnetic shielding
US5483102A (en) * 1994-05-12 1996-01-09 Intel Corporation Employing on die temperature sensors and fan-heatsink failure signals to control power dissipation
US5615086A (en) * 1994-05-17 1997-03-25 Tandem Computers Incorporated Apparatus for cooling a plurality of electrical components mounted on a printed circuit board
MY112145A (en) * 1994-07-11 2001-04-30 Ibm Direct attachment of heat sink attached directly to flip chip using flexible epoxy
US5625166A (en) * 1994-11-01 1997-04-29 Intel Corporation Structure of a thermally and electrically enhanced plastic pin grid array (PPGA) package for high performance devices with wire bond interconnect

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5739584A (en) * 1995-06-07 1998-04-14 Lsi Logic Corporation Multiple pin die package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1492168B1 (en) * 2002-03-08 2018-07-18 Hamamatsu Photonics K.K. Sensor
TWI618940B (en) * 2016-11-03 2018-03-21 Device and method for detecting blind hole of printed circuit board

Also Published As

Publication number Publication date
AU5126699A (en) 2000-02-14
WO2000005748A3 (en) 2000-05-04

Similar Documents

Publication Publication Date Title
US4933808A (en) Solderless printed wiring board module and multi-module assembly
US5027191A (en) Cavity-down chip carrier with pad grid array
US7473585B2 (en) Technique for manufacturing an overmolded electronic assembly
US6515870B1 (en) Package integrated faraday cage to reduce electromagnetic emissions from an integrated circuit
JP4805901B2 (en) Semiconductor package
US5661339A (en) Thin multichip module
US8179693B2 (en) Apparatus for electrically connecting two substrates using a land grid array connector provided with a frame structure having power distribution elements
JP2968253B2 (en) Ball grid array module
US6097609A (en) Direct BGA socket
US6777620B1 (en) Circuit board
US20010046129A1 (en) Interposer for connecting two substrates and resulting assembly
EP1323340B1 (en) System and method for connecting a power converter to a land grid array socket
US20090168386A1 (en) Electronic apparatus and substrate mounting method
JP2003515248A (en) Internal circuit encapsulated for power transmission
CN111052363B (en) Grid Array Connector System
JP3228841B2 (en) Shield device
US5198887A (en) Semiconductor chip carrier
US6248961B1 (en) Wave solder application for ball grid array modules and solder plug
US20030150645A1 (en) Method and apparatus for coupling a microelectronic device package to a circuit board
US6707675B1 (en) EMI containment device and method
US20090119911A1 (en) Forming a three-dimensional stackable die configuration for an electronic circuit board
WO2000005748A2 (en) Blind pin placement on circuit boards
US6590159B2 (en) Compact stacked electronic package
US6010342A (en) Sleeveless high-density compression connector
JPH012399A (en) semiconductor equipment

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase