WO2000013211A3 - Silicon on insulator structure from low defect density single crystal silicon - Google Patents

Silicon on insulator structure from low defect density single crystal silicon Download PDF

Info

Publication number
WO2000013211A3
WO2000013211A3 PCT/US1999/019958 US9919958W WO0013211A3 WO 2000013211 A3 WO2000013211 A3 WO 2000013211A3 US 9919958 W US9919958 W US 9919958W WO 0013211 A3 WO0013211 A3 WO 0013211A3
Authority
WO
WIPO (PCT)
Prior art keywords
silicon
single crystal
defect density
low defect
crystal silicon
Prior art date
Application number
PCT/US1999/019958
Other languages
French (fr)
Other versions
WO2000013211A9 (en
WO2000013211A2 (en
Inventor
Robert J Falster
Original Assignee
Memc Electronic Materials
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=22271475&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO2000013211(A3) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Memc Electronic Materials filed Critical Memc Electronic Materials
Priority to JP2000568105A priority Critical patent/JP2002524845A/en
Priority to EP99944028A priority patent/EP1114454A2/en
Publication of WO2000013211A2 publication Critical patent/WO2000013211A2/en
Publication of WO2000013211A9 publication Critical patent/WO2000013211A9/en
Publication of WO2000013211A3 publication Critical patent/WO2000013211A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B15/00—Single-crystal growth by pulling from a melt, e.g. Czochralski method
    • C30B15/20—Controlling or regulating
    • C30B15/203—Controlling or regulating the relationship of pull rate (v) to axial thermal gradient (G)
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B15/00—Single-crystal growth by pulling from a melt, e.g. Czochralski method
    • C30B15/20—Controlling or regulating
    • C30B15/206—Controlling or regulating the thermal history of growing the ingot
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02—Elements
    • C30B29/06—Silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3225—Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3226—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering of silicon on insulator
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/913—Active solid-state devices, e.g. transistors, solid-state diodes with means to absorb or localize unwanted impurities or defects from semiconductors, e.g. heavy metal gettering
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/21—Circular sheet or circular blank

Abstract

The present invention relates to a silicon on insulator ('SOI') structure having a low defect density device layer and, optionally, a handle wafer having improved gettering capabilities. The device layer comprises a central axis, a circumferential edge, a radius extending from the central axis to the circumferential edge, and a first axially symmetric region which is substantially free of agglomerated intrinsic point defects. Additionally, the present invention is directed to such a SOI structure which has a Czochralski single crystal silicon handle wafer which is capable of forming an ideal, non-uniform depth distribution of oxygen precipitates upon being subjected to the heat treatment cycles of essentially any arbitrary electronic device manufacturing process.
PCT/US1999/019958 1998-09-02 1999-08-31 Silicon on insulator structure from low defect density single crystal silicon WO2000013211A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000568105A JP2002524845A (en) 1998-09-02 1999-08-31 Silicon-on-insulator structure obtained from single crystal silicon with low defect density
EP99944028A EP1114454A2 (en) 1998-09-02 1999-08-31 Silicon on insulator structure from low defect density single crystal silicon

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US9890298P 1998-09-02 1998-09-02
US60/098,902 1998-09-02

Publications (3)

Publication Number Publication Date
WO2000013211A2 WO2000013211A2 (en) 2000-03-09
WO2000013211A9 WO2000013211A9 (en) 2000-06-02
WO2000013211A3 true WO2000013211A3 (en) 2000-09-08

Family

ID=22271475

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/019958 WO2000013211A2 (en) 1998-09-02 1999-08-31 Silicon on insulator structure from low defect density single crystal silicon

Country Status (7)

Country Link
US (5) US6236104B1 (en)
EP (1) EP1114454A2 (en)
JP (3) JP2002524845A (en)
KR (1) KR100581305B1 (en)
CN (1) CN1155074C (en)
TW (1) TW436861B (en)
WO (1) WO2000013211A2 (en)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6503594B2 (en) * 1997-02-13 2003-01-07 Samsung Electronics Co., Ltd. Silicon wafers having controlled distribution of defects and slip
US6379642B1 (en) * 1997-04-09 2002-04-30 Memc Electronic Materials, Inc. Vacancy dominated, defect-free silicon
DE69813041T2 (en) * 1997-04-09 2004-01-15 Memc Electronic Materials Cut-off dominating silicon with low defect density
KR20010041957A (en) 1998-06-26 2001-05-25 헨넬리 헬렌 에프 Process for growth of defect free silicon crystals of arbitrarily large diameters
CN1155074C (en) * 1998-09-02 2004-06-23 Memc电子材料有限公司 Silicon on insulator structure from low-defect density single crystal silicon
US6416836B1 (en) * 1998-10-14 2002-07-09 Memc Electronic Materials, Inc. Thermally annealed, low defect density single crystal silicon
CN1313651C (en) * 1998-10-14 2007-05-02 Memc电子材料有限公司 Epitaxial silicon wafers substantially free of grown-in defects
US6312516B2 (en) 1998-10-14 2001-11-06 Memc Electronic Materials, Inc. Process for preparing defect free silicon crystals which allows for variability in process conditions
JP4233651B2 (en) * 1998-10-29 2009-03-04 信越半導体株式会社 Silicon single crystal wafer
US20030051656A1 (en) 1999-06-14 2003-03-20 Charles Chiun-Chieh Yang Method for the preparation of an epitaxial silicon wafer with intrinsic gettering
US6391662B1 (en) 1999-09-23 2002-05-21 Memc Electronic Materials, Inc. Process for detecting agglomerated intrinsic point defects by metal decoration
WO2001021861A1 (en) * 1999-09-23 2001-03-29 Memc Electronic Materials, Inc. Czochralski process for growing single crystal silicon by controlling the cooling rate
US6635587B1 (en) 1999-09-23 2003-10-21 Memc Electronic Materials, Inc. Method for producing czochralski silicon free of agglomerated self-interstitial defects
EP2259299A1 (en) * 1999-10-14 2010-12-08 Shin-Etsu Handotai Co., Ltd. Method for manufacturing SOI wafer, and SOI wafer
US6759235B2 (en) * 2000-04-06 2004-07-06 Quantum Dot Corporation Two-dimensional spectral imaging system
US6339016B1 (en) 2000-06-30 2002-01-15 Memc Electronic Materials, Inc. Method and apparatus for forming an epitaxial silicon wafer with a denuded zone
US6599815B1 (en) 2000-06-30 2003-07-29 Memc Electronic Materials, Inc. Method and apparatus for forming a silicon wafer with a denuded zone
US6858307B2 (en) 2000-11-03 2005-02-22 Memc Electronic Materials, Inc. Method for the production of low defect density silicon
US7105050B2 (en) * 2000-11-03 2006-09-12 Memc Electronic Materials, Inc. Method for the production of low defect density silicon
JP5045710B2 (en) * 2000-11-28 2012-10-10 株式会社Ｓｕｍｃｏ Silicon wafer manufacturing method
JP4720058B2 (en) * 2000-11-28 2011-07-13 株式会社Ｓｕｍｃｏ Silicon wafer manufacturing method
US7008874B2 (en) * 2000-12-19 2006-03-07 Memc Electronics Materials, Inc. Process for reclaiming semiconductor wafers and reclaimed wafers
KR100805518B1 (en) 2001-01-26 2008-02-20 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 Low defect density silicon having a vacancy-dominated core substantially free of oxidation induced stacking faults
US6743495B2 (en) 2001-03-30 2004-06-01 Memc Electronic Materials, Inc. Thermal annealing process for producing silicon wafers with improved surface characteristics
TWI256076B (en) * 2001-04-11 2006-06-01 Memc Electronic Materials Control of thermal donor formation in high resistivity CZ silicon
WO2003001583A2 (en) * 2001-06-22 2003-01-03 Memc Electronic Materials, Inc. Process for producing silicon on insulator structure having intrinsic gettering by ion implantation
EP1710830A3 (en) * 2001-06-22 2007-11-28 MEMC Electronic Materials, Inc. Silicon on insulator structure having intrinsic gettering
EP1983560A2 (en) * 2001-07-10 2008-10-22 Shin-Etsu Handotai Company Limited Method for manufacturing a silicon epitaxial wafer
US6998353B2 (en) * 2001-11-05 2006-02-14 Ibis Technology Corporation Active wafer cooling during damage engineering implant to enhance buried oxide formation in SIMOX wafers
US7201800B2 (en) * 2001-12-21 2007-04-10 Memc Electronic Materials, Inc. Process for making silicon wafers with stabilized oxygen precipitate nucleation centers
US6808781B2 (en) * 2001-12-21 2004-10-26 Memc Electronic Materials, Inc. Silicon wafers with stabilized oxygen precipitate nucleation centers and process for making the same
TWI276161B (en) * 2001-12-21 2007-03-11 Memc Electronic Materials Ideal oxygen precipitating silicon wafers with nitrogen/carbon stabilized oxygen precipitate nucleation centers and process for making the same
KR100745309B1 (en) 2002-04-10 2007-08-01 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 Process for controlling denuded zone depth in an ideal oxygen precipitating silicon wafer
EP1879224A3 (en) * 2002-04-10 2008-10-29 MEMC Electronic Materials, Inc. Process for controlling denuded zone depth in an ideal oxygen precipitating silicon wafer
JP2004172391A (en) * 2002-11-20 2004-06-17 Sumitomo Mitsubishi Silicon Corp Silicon wafer and method for manufacturing the same
WO2005013318A2 (en) * 2003-07-29 2005-02-10 S.O.I.Tec Silicon On Insulator Technologies Method for obtaining a thin high-quality layer by co-implantation and thermal annealing
DE102004021113B4 (en) * 2004-04-29 2006-04-20 Siltronic Ag SOI disk and process for its production
DE102004041378B4 (en) * 2004-08-26 2010-07-08 Siltronic Ag Semiconductor wafer with a layered structure with low warp and bow and process for its production
JP4720163B2 (en) * 2004-12-02 2011-07-13 株式会社Ｓｕｍｃｏ Manufacturing method of SOI wafer
FR2881573B1 (en) * 2005-01-31 2008-07-11 Soitec Silicon On Insulator METHOD OF TRANSFERRING A THIN LAYER FORMED IN A SUBSTRATE HAVING GAPS AMAS
US7919815B1 (en) * 2005-02-24 2011-04-05 Saint-Gobain Ceramics & Plastics, Inc. Spinel wafers and methods of preparation
US7521382B2 (en) * 2005-05-19 2009-04-21 Memc Electronic Materials, Inc. High resistivity silicon structure and a process for the preparation thereof
US7422796B2 (en) 2005-07-19 2008-09-09 E. I. Du Pont De Nemours And Company Film structures having improved oxygen transmission
FR2890662B1 (en) * 2005-09-14 2008-09-19 St Microelectronics Sa EPITAXY METHOD WITH LOW HEAT BUDGET AND USE THEREOF
US7485928B2 (en) * 2005-11-09 2009-02-03 Memc Electronic Materials, Inc. Arsenic and phosphorus doped silicon wafer substrates having intrinsic gettering
EP1992942B1 (en) * 2006-03-03 2017-12-13 Niigata University Quantitative evaluation device and method of atom vacancy existing in silicon wafer
FR2899380B1 (en) * 2006-03-31 2008-08-29 Soitec Sa METHOD FOR REVELATING CRYSTALLINE DEFECTS IN A MASSIVE SUBSTRATE
US7566951B2 (en) * 2006-04-21 2009-07-28 Memc Electronic Materials, Inc. Silicon structures with improved resistance to radiation events
JP5138678B2 (en) * 2006-05-19 2013-02-06 エムイーエムシー・エレクトロニック・マテリアルズ・インコーポレイテッド Control of formation of cohesive point defects and oxygen clusters induced from silicon single crystal side surface during CZ growth
US7575988B2 (en) * 2006-07-11 2009-08-18 S.O.I.Tec Silicon On Insulator Technologies Method of fabricating a hybrid substrate
FR2903808B1 (en) * 2006-07-11 2008-11-28 Soitec Silicon On Insulator PROCESS FOR DIRECTLY BONDING TWO SUBSTRATES USED IN ELECTRONIC, OPTICAL OR OPTOELECTRONIC
FR2903809B1 (en) * 2006-07-13 2008-10-17 Soitec Silicon On Insulator THERMAL TREATMENT OF INTERFACE STABILIZATION E COLLAGE.
US20090004426A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Suppression of Oxygen Precipitation in Heavily Doped Single Crystal Silicon Substrates
US20090004458A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Diffusion Control in Heavily Doped Substrates
JP5276347B2 (en) * 2007-07-03 2013-08-28 国立大学法人 新潟大学 Quantitative evaluation apparatus for atomic vacancy existing in silicon wafer, method thereof, method for manufacturing silicon wafer, and thin film vibrator
US7895548B2 (en) 2007-10-26 2011-02-22 Synopsys, Inc. Filler cells for design optimization in a place-and-route system
US20090108408A1 (en) * 2007-10-29 2009-04-30 Synopsys, Inc. Method for Trapping Implant Damage in a Semiconductor Substrate
US9472423B2 (en) 2007-10-30 2016-10-18 Synopsys, Inc. Method for suppressing lattice defects in a semiconductor substrate
US8195884B2 (en) * 2008-09-18 2012-06-05 International Business Machines Corporation Network on chip with caching restrictions for pages of computer memory
US8618554B2 (en) 2010-11-08 2013-12-31 International Business Machines Corporation Method to reduce ground-plane poisoning of extremely-thin SOI (ETSOI) layer with thin buried oxide
KR101512393B1 (en) 2010-12-27 2015-04-16 상하이 심구 테크놀로지 주식회사 Method for preparing semiconductor substrate with insulating buried layer by gettering process
CN102168314B (en) * 2011-03-23 2012-05-30 浙江大学 Internal gettering process of Czochralski silicon wafer
FR2977974B1 (en) 2011-07-13 2014-03-07 Soitec Silicon On Insulator METHOD FOR MEASURING DEFECTS IN A SILICON SUBSTRATE
FR2986106B1 (en) * 2012-01-20 2014-08-22 Soitec Silicon On Insulator METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATES, AND SEMICONDUCTOR SUBSTRATES
US8853054B2 (en) 2012-03-06 2014-10-07 Sunedison Semiconductor Limited Method of manufacturing silicon-on-insulator wafers
US9029243B2 (en) 2012-10-08 2015-05-12 Infineon Technologies Ag Method for producing a semiconductor device and field-effect semiconductor device
US9312120B2 (en) * 2014-08-29 2016-04-12 Infineon Technologies Ag Method for processing an oxygen containing semiconductor body
DE102020107236B4 (en) * 2019-09-30 2023-05-04 Taiwan Semiconductor Manufacturing Co. Ltd. METHOD OF MAKING A SEMICONDUCTOR ON INSULATOR (SOI) SUBSTRATE
US11710656B2 (en) 2019-09-30 2023-07-25 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming semiconductor-on-insulator (SOI) substrate

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08293589A (en) * 1995-04-21 1996-11-05 Hitachi Ltd Semiconductor substrate and semiconductor device
WO1997026393A1 (en) * 1996-01-19 1997-07-24 Shin-Etsu Handotai Co., Ltd. Silicon single crystal with no crystal defect in peripheral part of wafer and process for producing the same
JPH09326396A (en) * 1996-06-04 1997-12-16 Hitachi Ltd Semiconductor integrated circuit device and its manufacture

Family Cites Families (95)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS583375B2 (en) 1979-01-19 1983-01-21 超エル・エス・アイ技術研究組合 Manufacturing method of silicon single crystal wafer
JPS5680139A (en) 1979-12-05 1981-07-01 Chiyou Lsi Gijutsu Kenkyu Kumiai Manufacture of semiconductor device
US4437922A (en) 1982-03-26 1984-03-20 International Business Machines Corporation Method for tailoring oxygen precipitate particle density and distribution silicon wafers
JPS59119842A (en) * 1982-12-27 1984-07-11 Fujitsu Ltd Manufacture of semiconductor device
JPS59119822A (en) 1982-12-27 1984-07-11 Fujitsu Ltd Manufacture of semiconductor device
US4548654A (en) 1983-06-03 1985-10-22 Motorola, Inc. Surface denuding of silicon wafer
US4505759A (en) 1983-12-19 1985-03-19 Mara William C O Method for making a conductive silicon substrate by heat treatment of oxygenated and lightly doped silicon single crystals
JPS61219795A (en) * 1985-03-25 1986-09-30 Mitsubishi Metal Corp Silicon single crystal wafer speedy in forming velocity of deposited nucleus and its production
JPS62105998A (en) 1985-10-31 1987-05-16 Sony Corp Production of silicon substrate
US4851358A (en) 1988-02-11 1989-07-25 Dns Electronic Materials, Inc. Semiconductor wafer fabrication with improved control of internal gettering sites using rapid thermal annealing
US4868133A (en) 1988-02-11 1989-09-19 Dns Electronic Materials, Inc. Semiconductor wafer fabrication with improved control of internal gettering sites using RTA
US4981549A (en) 1988-02-23 1991-01-01 Mitsubishi Kinzoku Kabushiki Kaisha Method and apparatus for growing silicon crystals
US5264189A (en) 1988-02-23 1993-11-23 Mitsubishi Materials Corporation Apparatus for growing silicon crystals
JPH01242500A (en) 1988-03-25 1989-09-27 Mitsubishi Metal Corp Production of silicon substrate
JPH0232535A (en) 1988-07-21 1990-02-02 Kyushu Electron Metal Co Ltd Manufacture of silicon substrate for semiconductor device
US5194395A (en) 1988-07-28 1993-03-16 Fujitsu Limited Method of producing a substrate having semiconductor-on-insulator structure with gettering sites
JPH02180789A (en) 1989-01-05 1990-07-13 Kawasaki Steel Corp Production of si single crystal
JPH039078A (en) 1989-06-05 1991-01-16 Komatsu Ltd Cam plate type piston motor
JP2617798B2 (en) 1989-09-22 1997-06-04 三菱電機株式会社 Stacked semiconductor device and method of manufacturing the same
JPH03185831A (en) 1989-12-15 1991-08-13 Komatsu Denshi Kinzoku Kk Manufacture of semiconductor device
US5024723A (en) * 1990-05-07 1991-06-18 Goesele Ulrich M Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning
JPH04108682A (en) 1990-08-30 1992-04-09 Fuji Electric Co Ltd Device for producing compound semiconductor single crystal and production
IT1242014B (en) * 1990-11-15 1994-02-02 Memc Electronic Materials PROCEDURE FOR THE TREATMENT OF SILICON SLICES TO OBTAIN IN IT CONTROLLED PRECIPITATION PROFILES FOR THE PRODUCTION OF ELECTRONIC COMPONENTS.
JP2613498B2 (en) 1991-03-15 1997-05-28 信越半導体株式会社 Heat treatment method for Si single crystal wafer
JP3016897B2 (en) 1991-03-20 2000-03-06 信越半導体株式会社 Method and apparatus for producing silicon single crystal
JPH04294540A (en) 1991-03-25 1992-10-19 Nippon Steel Corp Manufacture of semiconductor device
JP2758093B2 (en) 1991-10-07 1998-05-25 信越半導体株式会社 Manufacturing method of semiconductor wafer
JP2726583B2 (en) 1991-11-18 1998-03-11 三菱マテリアルシリコン株式会社 Semiconductor substrate
JPH05155700A (en) 1991-12-04 1993-06-22 Nippon Steel Corp Production of gettering wafer having lamination defect generating nuclei and silicon wafer produced by the method
US5296047A (en) 1992-01-28 1994-03-22 Hewlett-Packard Co. Epitaxial silicon starting material
JPH0684925A (en) 1992-07-17 1994-03-25 Toshiba Corp Semiconductor substrate and its treatment
US5485803A (en) 1993-01-06 1996-01-23 Nippon Steel Corporation Method of predicting crystal quality of semiconductor single crystal and apparatus thereof
KR0139730B1 (en) 1993-02-23 1998-06-01 사또오 후미오 Semiconductor substrate and its manufacture
US5401669A (en) 1993-05-13 1995-03-28 Memc Electronic Materials, Spa Process for the preparation of silicon wafers having controlled distribution of oxygen precipitate nucleation centers
US5659192A (en) 1993-06-30 1997-08-19 Honeywell Inc. SOI substrate fabrication
JPH0786289A (en) 1993-07-22 1995-03-31 Toshiba Corp Semiconductor silicon wafer and its manufacture
JPH07106512A (en) * 1993-10-04 1995-04-21 Sharp Corp Simox processing method based on molecule ion implantation
DE4414947C2 (en) 1993-12-16 1998-12-17 Wacker Siltronic Halbleitermat Method of pulling a single crystal from silicon
IT1280041B1 (en) 1993-12-16 1997-12-29 Wacker Chemitronic PROCEDURE FOR DRAWING A SILICON MONOCRYSTAL
JP2725586B2 (en) 1993-12-30 1998-03-11 日本電気株式会社 Method for manufacturing silicon substrate
US5445975A (en) 1994-03-07 1995-08-29 Advanced Micro Devices, Inc. Semiconductor wafer with enhanced pre-process denudation and process-induced gettering
JP2895743B2 (en) 1994-03-25 1999-05-24 信越半導体株式会社 Method for manufacturing SOI substrate
US5474020A (en) 1994-05-06 1995-12-12 Texas Instruments Incorporated Oxygen precipitation control in czochralski-grown silicon cyrstals
JPH07321120A (en) 1994-05-25 1995-12-08 Komatsu Electron Metals Co Ltd Heat treatment of silicon wafer
JP3458342B2 (en) 1994-06-03 2003-10-20 コマツ電子金属株式会社 Silicon wafer manufacturing method and silicon wafer
JP2874834B2 (en) 1994-07-29 1999-03-24 三菱マテリアル株式会社 Intrinsic gettering method for silicon wafer
JPH0845944A (en) 1994-07-29 1996-02-16 Sumitomo Sitix Corp Manufacture of silicon wafer
JPH0845947A (en) 1994-08-03 1996-02-16 Nippon Steel Corp Thermal treatment method of silicon substrate
JP3285111B2 (en) 1994-12-05 2002-05-27 信越半導体株式会社 Method for producing silicon single crystal with few crystal defects
US5611855A (en) 1995-01-31 1997-03-18 Seh America, Inc. Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth
US5487355A (en) * 1995-03-03 1996-01-30 Motorola, Inc. Semiconductor crystal growth method
US5788763A (en) 1995-03-09 1998-08-04 Toshiba Ceramics Co., Ltd. Manufacturing method of a silicon wafer having a controlled BMD concentration
US5593494A (en) 1995-03-14 1997-01-14 Memc Electronic Materials, Inc. Precision controlled precipitation of oxygen in silicon
US5494849A (en) * 1995-03-23 1996-02-27 Si Bond L.L.C. Single-etch stop process for the manufacture of silicon-on-insulator substrates
JP2826589B2 (en) 1995-03-30 1998-11-18 住友シチックス株式会社 Single crystal silicon growing method
JP3085146B2 (en) 1995-05-31 2000-09-04 住友金属工業株式会社 Silicon single crystal wafer and method of manufacturing the same
JPH08337490A (en) 1995-06-09 1996-12-24 Shin Etsu Handotai Co Ltd Silicon single crystal almost free from crystal defect and its production
JP3006669B2 (en) 1995-06-20 2000-02-07 信越半導体株式会社 Method and apparatus for producing silicon single crystal having uniform crystal defects
JPH0964319A (en) * 1995-08-28 1997-03-07 Toshiba Corp Soi substrate and its manufacture
JPH0982726A (en) * 1995-09-12 1997-03-28 Mitsubishi Electric Corp Manufacture of semiconductor device
JP3381816B2 (en) 1996-01-17 2003-03-04 三菱住友シリコン株式会社 Semiconductor substrate manufacturing method
DE19613282A1 (en) 1996-04-03 1997-10-09 Leybold Ag Device for pulling single crystals
US5779791A (en) * 1996-08-08 1998-07-14 Memc Electronic Materials, Inc. Process for controlling thermal history of Czochralski-grown silicon
JPH1084101A (en) * 1996-09-06 1998-03-31 Shin Etsu Handotai Co Ltd Manufacture of soi substrate and soi substrate
JPH10152395A (en) 1996-11-21 1998-06-09 Komatsu Electron Metals Co Ltd Production of silicon single crystal
KR100240023B1 (en) 1996-11-29 2000-01-15 윤종용 Method of annealing semiconductor wafer and semiconductor wafer using the same
EP0954018B1 (en) 1996-12-03 2010-02-17 Sumco Corporation Method for manufacturing semiconductor silicon epitaxial wafer and semiconductor device
JPH10223497A (en) * 1997-01-31 1998-08-21 Shin Etsu Handotai Co Ltd Manufacture of laminated substrate
SG64470A1 (en) 1997-02-13 1999-04-27 Samsung Electronics Co Ltd Methods of manufacturing monocrystalline silicon ingots and wafers by controlling pull rate profiles in a hot zone furnace and ingots and wafers manufactured thereby
US6045610A (en) 1997-02-13 2000-04-04 Samsung Electronics Co., Ltd. Methods of manufacturing monocrystalline silicon ingots and wafers by controlling pull rate profiles in a hot zone furnance
US6503594B2 (en) * 1997-02-13 2003-01-07 Samsung Electronics Co., Ltd. Silicon wafers having controlled distribution of defects and slip
US5994761A (en) 1997-02-26 1999-11-30 Memc Electronic Materials Spa Ideal oxygen precipitating silicon wafers and oxygen out-diffusion-less process therefor
DE69813041T2 (en) * 1997-04-09 2004-01-15 Memc Electronic Materials Cut-off dominating silicon with low defect density
US6379642B1 (en) * 1997-04-09 2002-04-30 Memc Electronic Materials, Inc. Vacancy dominated, defect-free silicon
EP0973962B1 (en) * 1997-04-09 2002-07-03 MEMC Electronic Materials, Inc. Low defect density, ideal oxygen precipitating silicon
JPH1126390A (en) 1997-07-07 1999-01-29 Kobe Steel Ltd Method for preventing generation of defect
JPH1179889A (en) 1997-07-09 1999-03-23 Shin Etsu Handotai Co Ltd Production of and production unit for silicon single crystal with few crystal defect, and silicon single crystal and silicon wafer produced thereby
JP3144631B2 (en) 1997-08-08 2001-03-12 住友金属工業株式会社 Heat treatment method for silicon semiconductor substrate
TW429478B (en) 1997-08-29 2001-04-11 Toshiba Corp Semiconductor device and method for manufacturing the same
JP3346249B2 (en) 1997-10-30 2002-11-18 信越半導体株式会社 Heat treatment method for silicon wafer and silicon wafer
JP2998724B2 (en) * 1997-11-10 2000-01-11 日本電気株式会社 Manufacturing method of bonded SOI substrate
JPH11150119A (en) 1997-11-14 1999-06-02 Sumitomo Sitix Corp Method and device for heat-treating silicon semiconductor substance
JP3596257B2 (en) 1997-11-19 2004-12-02 三菱住友シリコン株式会社 Manufacturing method of silicon single crystal wafer
JP3634133B2 (en) 1997-12-17 2005-03-30 信越半導体株式会社 Method for producing silicon single crystal with few crystal defects and silicon single crystal wafer
JP4147599B2 (en) 1997-12-26 2008-09-10 株式会社Ｓｕｍｃｏ Silicon single crystal and manufacturing method thereof
JP3955375B2 (en) 1998-01-19 2007-08-08 信越半導体株式会社 Silicon single crystal manufacturing method and silicon single crystal wafer
JP3627498B2 (en) 1998-01-19 2005-03-09 信越半導体株式会社 Method for producing silicon single crystal
US6077343A (en) 1998-06-04 2000-06-20 Shin-Etsu Handotai Co., Ltd. Silicon single crystal wafer having few defects wherein nitrogen is doped and a method for producing it
KR100498943B1 (en) * 1998-08-05 2005-07-04 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 Non-uniform minority carrier lifetime distributions in high performance silicon power devices
US6336968B1 (en) * 1998-09-02 2002-01-08 Memc Electronic Materials, Inc. Non-oxygen precipitating czochralski silicon wafers
DE69941196D1 (en) * 1998-09-02 2009-09-10 Memc Electronic Materials Heat treated silicon wafers with improved self-termination
CN1155074C (en) * 1998-09-02 2004-06-23 Memc电子材料有限公司 Silicon on insulator structure from low-defect density single crystal silicon
CN1313651C (en) * 1998-10-14 2007-05-02 Memc电子材料有限公司 Epitaxial silicon wafers substantially free of grown-in defects
DE10006589A1 (en) * 1999-05-26 2000-12-07 Samsung Electronics Co Ltd Heat shield, for a Czochralski single crystal silicon ingot growth apparatus, comprises an internally insulated annular housing with a sloping bottom held within the crucible by a support element
KR100805518B1 (en) * 2001-01-26 2008-02-20 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 Low defect density silicon having a vacancy-dominated core substantially free of oxidation induced stacking faults

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08293589A (en) * 1995-04-21 1996-11-05 Hitachi Ltd Semiconductor substrate and semiconductor device
WO1997026393A1 (en) * 1996-01-19 1997-07-24 Shin-Etsu Handotai Co., Ltd. Silicon single crystal with no crystal defect in peripheral part of wafer and process for producing the same
EP0875607A1 (en) * 1996-01-19 1998-11-04 Shin-Etsu Handotai Company, Limited Silicon single crystal with no crystal defect in peripheral part of wafer and process for producing the same
JPH09326396A (en) * 1996-06-04 1997-12-16 Hitachi Ltd Semiconductor integrated circuit device and its manufacture

Non-Patent Citations (7)

* Cited by examiner, † Cited by third party
Title
CHIOU H -D ET AL: "GETTERING OF BONDED SOI LAYERS", PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES,XX,XX, pages 416-423, XP002073027 *
FALSTER R ET AL: "The engineering of silicon wafer material properties through vacancy concentration profile control and the achievement of ideal oxygen precipitation behavior", DEFECT AND IMPURITY ENGINEERED SEMICONDUCTORS II. SYMPOSIUM, DEFECT AND IMPURITY ENGINEERED SEMICONDUCTORS II. SYMPOSIUM, SAN FRANCISCO, CA, USA, 13-17 APRIL 1998, 1998, Warrendale, PA, USA, Mater. Res. Soc, USA, pages 27 - 35, XP000856048, ISBN: 1-55899-416-5 *
MULESTAGNO L ET AL: "Gettering of copper in bonded silicon wafers SOI", PROCEEDINGS OF THE SEVENTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, PROCEEDINGS OF SEVENTH INTERNATIONAL SYMPOSIUM ON SILICON-ON- INSULATOR TECHNOLOGY AND DEVICES, LOS ANGELES, CA, USA, 5-10 MAY 1996, 1996, Pennington, NJ, USA, Electochem. Soc, USA, pages 176 - 182, XP000852864 *
PAGANI M ET AL: "Spatial variations in oxygen precipitation in silicon after high temperature rapid thermal annealing", APPLIED PHYSICS LETTERS, 24 MARCH 1997, AIP, USA, vol. 70, no. 12, pages 1572 - 1574, XP002124096, ISSN: 0003-6951 *
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 03 31 March 1997 (1997-03-31) *
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 04 31 March 1998 (1998-03-31) *
WINKLER R ET AL: "IMPROVEMENT OF THE GATE OXIDE INTEGRITY BY MODIFYING CRYSTAL PULLING AND ITS IMPACT ON DEVICE FAILURES", JOURNAL OF THE ELECTROCHEMICAL SOCIETY,US,ELECTROCHEMICAL SOCIETY. MANCHESTER, NEW HAMPSHIRE, vol. 141, no. 5, pages 1398-1401, XP000470166, ISSN: 0013-4651 *

Also Published As

Publication number Publication date
WO2000013211A9 (en) 2000-06-02
KR20010085752A (en) 2001-09-07
CN1155074C (en) 2004-06-23
US6849901B2 (en) 2005-02-01
US20020113265A1 (en) 2002-08-22
KR100581305B1 (en) 2006-05-22
US20080020168A1 (en) 2008-01-24
CN1321336A (en) 2001-11-07
JP5995888B2 (en) 2016-09-21
US6342725B2 (en) 2002-01-29
EP1114454A2 (en) 2001-07-11
JP2002524845A (en) 2002-08-06
US20050130394A1 (en) 2005-06-16
JP2009147357A (en) 2009-07-02
US20010030348A1 (en) 2001-10-18
JP5753649B2 (en) 2015-07-22
US6236104B1 (en) 2001-05-22
TW436861B (en) 2001-05-28
JP2014135498A (en) 2014-07-24
WO2000013211A2 (en) 2000-03-09

Similar Documents

Publication Publication Date Title
WO2000013211A3 (en) Silicon on insulator structure from low defect density single crystal silicon
US5244819A (en) Method to getter contamination in semiconductor devices
TWI256076B (en) Control of thermal donor formation in high resistivity CZ silicon
EP1146150A3 (en) Low defect density, ideal oxygen precipitating silicon
US20070117350A1 (en) Strained silicon on insulator (ssoi) with layer transfer from oxidized donor
CA2139187A1 (en) Semiconductor Substrate and Process for Producing Same
EP0926713A3 (en) Method and apparatus for etching a semiconductor article and method of preparing a semiconductor article by using the same
US20070042566A1 (en) Strained silicon on insulator (ssoi) structure with improved crystallinity in the strained silicon layer
WO1999010566A3 (en) Process chamber and method for depositing and/or removing material on a substrate
KR101623968B1 (en) Method for fabricating a semiconductor on insulator substrate with reduced SECCO defect density
EP1143502A4 (en) Method for producing semiconductor device
US4897366A (en) Method of making silicon-on-insulator islands
EP0940844A2 (en) Integrated circuit fabrication
JP4790211B2 (en) SOI substrate, semiconductor substrate and manufacturing method thereof
KR100335449B1 (en) Silicon-on-insulator (soi) substrate and method of fabricating the same
JP2004152920A (en) Method of manufacturing semiconductor device and method of managing semiconductor manufacturing process
JPH0468770B2 (en)
KR100738459B1 (en) Method of fabricating Germanium-On-Insulator Substrate Using A SOI substrate
JPH0786291A (en) Semiconductor device and manufacture thereof
KR20010026744A (en) Method of manufacturing semiconductor device using hydrogen annealing
JPS58125831A (en) Dry etching device
JPS6439765A (en) Manufacture of semiconductor device
JPH11103034A (en) Manufacture of semiconductor substrate
JPH08203913A (en) Method of heat-treating semiconductor wafer
KR20010016659A (en) Method for manufacturing the Perfect Fully Depletion bonded wafer

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 99811709.9

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: C2

Designated state(s): CN JP KR SG

AL Designated countries for regional patents

Kind code of ref document: C2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

COP Corrected version of pamphlet

Free format text: PAGES 1/35-35/35, DRAWINGS, REPLACED BY NEW PAGES 1/35-35/35; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1999944028

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2000 568105

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020017002717

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1999944028

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020017002717

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1020017002717

Country of ref document: KR