WO2000013211A9 - Silicon on insulator structure from low defect density single crystal silicon - Google Patents
Silicon on insulator structure from low defect density single crystal siliconInfo
- Publication number
- WO2000013211A9 WO2000013211A9 PCT/US1999/019958 US9919958W WO0013211A9 WO 2000013211 A9 WO2000013211 A9 WO 2000013211A9 US 9919958 W US9919958 W US 9919958W WO 0013211 A9 WO0013211 A9 WO 0013211A9
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wafer
- layer
- concentration
- silicon
- region
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B15/00—Single-crystal growth by pulling from a melt, e.g. Czochralski method
- C30B15/20—Controlling or regulating
- C30B15/203—Controlling or regulating the relationship of pull rate (v) to axial thermal gradient (G)
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B15/00—Single-crystal growth by pulling from a melt, e.g. Czochralski method
- C30B15/20—Controlling or regulating
- C30B15/206—Controlling or regulating the thermal history of growing the ingot
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
- H01L21/3225—Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
- H01L21/3226—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering of silicon on insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/913—Active solid-state devices, e.g. transistors, solid-state diodes with means to absorb or localize unwanted impurities or defects from semiconductors, e.g. heavy metal gettering
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/21—Circular sheet or circular blank
Definitions
- the present invention is directed to a silicon on insulator (SOI) structure having a low defect density device layer. More specifically, the present invention is directed to a SOI structure wherein the device layer is derived from a single crystal silicon wafer which is substantially free of agglomerated intrinsic point defects. Additionally, the present invention is directed to a SOI structure having a single crystal silicon handle wafer which is capable of forming an ideal, non-uniform depth distribution of oxygen precipitates, upon being subjected to the heat treatment cycles of essentially any arbitrary electronic device manufacturing process.
- SOI silicon on insulator
- a SOI structure generally comprises a handle wafer, a device layer, and an insulating film, (typically an oxide layer) between the handle wafer and the device layer.
- the device layer is between 0.5 and 20 micrometers thick.
- Such a wafer may be prepared using various techniques known in the art. For example, wafer thinning techniques may be used, often referred to as back etch SOI (i.e., BESOI), wherein a silicon wafer is bound to the handle wafer and then slowly etched away until only a thin layer of silicon on the handle wafer remains. (See, e.g., U.S. Patent No. 5,189,500).
- BESOI back etch SOI
- a single wafer may be used wherein molecular oxygen ions (O 2 + ) or atomic oxygen ions (O + ) are implanted below the surface of the wafer to form an oxide layer.
- This process is generally referred to as SLMOX (i.e., separation by implantation of oxygen; see, e.g., U.S. Patent No. 5,436,175 and Plasma Immersion Ion Implantation For Semiconductor Processing. Materials Chemistry and Physics 46 (1996) 132-139).
- SLMOX i.e., separation by implantation of oxygen; see, e.g., U.S. Patent No. 5,436,175 and Plasma Immersion Ion Implantation For Semiconductor Processing. Materials Chemistry and Physics 46 (1996) 132-139).
- Such a process is considered advantageous because it acts to reduce the number of silicon wafers which are consumed, as compared to the more conventional wafer thinning processes, in the preparation of a SOI structure.
- SOI structures may be prepared from silicon wafers sliced from single crystal silicon ingots grown in accordance with the Czochralski method.
- defects in single crystal silicon form during the growth process as the crystal cools after solidification.
- Such defects arise, in part, due to the presence of an excess (i.e., a concentration above the solubility limit) of intrinsic point defects, which are known as vacancies and self-interstitials.
- Silicon crystals grown from a melt typically contain an excess of one or the other type of intrinsic point defect, either crystal lattice vacancies or silicon self-interstitials.
- Vacancy-type defects are recognized to be the origin of such observable crystal defects as D-defects, Flow Pattern Defects (FPDs), Gate Oxide Integrity (GOI) Defects, Crystal Originated Particle (COP) Defects, crystal originated Light Point Defects (LPDs), as well as certain classes of bulk defects observed by infrared light scattering techniques such as Scanning Infrared Microscopy and Laser Scanning Tomography. Also present in regions of excess vacancies are defects which act as the nuclei for ring oxidation induced stacking faults (OISF). It is speculated that this particular defect is a high temperature nucleated oxygen agglomerate catalyzed by the presence of excess vacancies.
- agglomerated vacancy defects may be the cause of "HF defects" (i.e., metal precipitation defects).
- HF defects are, like these other vacancy-type defects, considered to be a critical problem with current SOI technology.
- Defects relating to self-interstitials are less well studied. They are generally regarded as being low densities of interstitial-type dislocation loops or networks. Such defects are not responsible for gate oxide integrity failures, an important wafer performance criterion, but they are widely recognized to be the cause of other types of device failures usually associated with current leakage problems.
- Agglomerated intrinsic point defects can create performance problems for SOI substrates if silicon wafers containing such defects are utilized as the source of the device layer. Performance problems may also result from metallic contaminants present in the handle wafer portion of the SOI structure. During the heat treatments employed by the SOI process, metallic contaminants, present in the handle wafer as a result of cleaning and handling of the SOI structure, may migrate through the silicon matrix until the oxide layer, present between the handle wafer and the device layer, is reached. Although generally speaking these impurities may not pass through the oxide layer and into the device layer, the oxide layer is a preferential site for the precipitation of these impurities. This precipitation acts to disrupt the oxide layer and interfere with the performance of the SOI device.
- a need continues to exist for a SOI substrate which contains a handle wafer capable of inhibiting the precipitation of metallic impurities at or near the oxide layer/silicon interface.
- a silicon on insulator structure having a device layer containing an axially symmetric region of substantial radial width which is substantially free of defects resulting from an agglomeration of crystal lattice vacancies or silicon self-interstitials; the provision of such a structure having a handle wafer with improved gettering capabilities; the provision of such a structure wherein the handle wafer comprises a silicon wafer which is capable, during the heat treatment cycles of essentially any arbitrary electronic device manufacturing process, of forming an ideal, non-uniform depth distribution of oxygen precipitates; and, the provision of such a structure which is less susceptible to the formation of metal precipitate defects during device fabrication.
- the present invention is directed to a silicon on insulator structure which comprises (i) a handle wafer, (ii) a single crystal silicon device layer having a central axis, a circumferential edge, a radius extending from the central axis to the circumferential edge, and a first axially symmetric region which is substantially free of agglomerated intrinsic point defects, and (iii) an insulating layer between the handle wafer and the device layer.
- the present invention is further directed to a silicon on insulator structure which comprises (i) a handle wafer, the handle wafer comprising a Czochralski single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface and the other of which is the back surface of the silicon wafer, a central plane between the front and back surfaces, a circumferential edge joining the front and back surfaces, a surface layer which comprises a first region of the silicon wafer between the front surface and a distance, D,, of at least about 10 micrometers, as measured from the front surface and toward the central plane, and a bulk layer which comprises a second region of the silicon wafer between the central plane and the first region, the silicon wafer being characterized in that it has a non-uniform distribution of crystal lattice vacancies with the concentration of vacancies in the bulk layer being greater than the concentration of vacancies in the surface layer, with the vacancies having a concentration profile in which the peak density of the vacancies is at or near the central plane with the concentration generally decreasing from the position
- the present invention is still further directed to a silicon on insulator structure which comprises (i) a handle wafer, the handle wafer comprising a Czochralski single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface and the other of which is the back surface of the silicon wafer, a central plane between the front and back surfaces, a circumferential edge joining the front and back surfaces, a denuded zone which comprises the region of the silicon wafer from the front surface to a distance, D,, of at least about 10 micrometers, as measured in the direction of the central plane, and which contains interstitial oxygen, the silicon wafer being characterized in that the concentration of interstitial oxygen in the denuded zone at a distance equal to about one-half of D, is at least about 75% of the maximum concentration of interstitial oxygen in the denuded zone, (ii) a single crystal silicon device layer; and (iii) an insulating layer between the handle wafer and the device layer.
- a handle wafer compris
- Fig. 1 is a schematic depiction of the ideal precipitating wafer process.
- Fig. 2 is a photograph of a cross-section of a wafer (sample 4-7) which was processed as described in Example 1.
- Fig. 3 is a photograph of a cross-section of a wafer (sample 4-8) which was subjected to the series of steps described in Example 1.
- Fig. 4 is a photograph of a cross-section of a wafer (sample 3-14) which was subjected to the series of steps described in Example 1.
- Fig. 5 is a graph of the log of platinum concentration (atoms/cm 3 ) versus depth from the surface of a wafer (sample 4-7) which was subjected to the series of steps set forth in Example 1.
- Fig. 6 is a photograph of a cross-section of a wafer (sample 3-4) which was subjected to the series of steps set forth in Example 2.
- Fig. 7 is a photograph of a cross-section of a wafer (sample 3-5) which was subjected to the series of steps set forth in Example 2.
- Fig. 8 is a photograph of a cross-section of a wafer (sample 3-6) which was subjected to the series of steps set forth in Example 2.
- Fig. 9 is a photograph of a cross-section of a wafer (sample 1-8) which was subjected to the series of steps set forth in Example 3.
- FIG. 10 is logarithmic graph of the number density of bulk microdefects (BMD) versus the partial pressure of oxygen present in the atmosphere during rapid thermal annealing of single crystal silicon wafers in accordance with the ideal precipitating wafer process, as described in Example 4.
- BMD bulk microdefects
- FIG. 11 is a graph which shows an example of how the initial concentration of self-interstitials, [I], and vacancies, [V], changes with an increase in the value of the ratio v/G 0 , where v is the growth rate and G 0 is the average axial temperature gradient.
- FIG. 12 is a graph which shows an example of how ⁇ G,, the change in free energy required for the formation of agglomerated interstitial defects, increases as the temperature, T, decreases, for a given initial concentration of self-interstitials, [I].
- FIG. 13 is a graph which shows an example of how the initial concentration of self-interstitials, [I], and vacancies, [V], can change along the radius of an ingot or wafer, as the value of the ratio v/G 0 decreases, due to an increase in the value of G 0 . Note that at the V/I boundary a transition occurs from vacancy dominated material to self-interstitial dominated material.
- FIG. 14 is a top plan view of a single crystal silicon ingot or wafer showing regions of vacancy, V, and self-interstitial, I, dominated materials respectively, as well as the V/I boundary that exists between them.
- FIG. 15 is a longitudinal, cross-sectional view of a single crystal silicon ingot showing, in detail, an axially symmetric region of a constant diameter portion of the ingot.
- FIG. 16 is an image produced by a scan of the minority carrier lifetime of an axial cut of the ingot following a series of oxygen precipitation heat treatments, showing in detail a generally cylindrical region of vacancy dominated material, a generally annular shaped axially symmetric region of self-interstitial dominated material, the V/I boundary present between them, and a region of agglomerated interstitial defects.
- FIG. 17 is a graph of pull rate (i.e., seed lift) as a function of crystal length, showing how the pull rate is decreased linearly over a portion of the length of the crystal.
- FIG. 18 is an image produced by a scan of the minority carrier lifetime of an axial cut of the ingot following a series of oxygen precipitation heat treatments, as described in Example 6.
- FIG. 19 is a graph of pull rate as a function of crystal length for each of four single crystal silicon ingots, labeled 1-4 respectively, which are used to yield a curve, labeled v * (Z), as described in Example 6.
- FIG. 20 is a graph of the average axial temperature gradient at the melt/solid interface, G 0 , as a function of radial position, for two different cases as described in Example 7.
- FIG. 21 is a graph of the initial concentration of vacancies, [V], or self- interstitials, [I], as a function of radial position, for two different cases as described Example 7.
- FIG. 22 is a graph of temperature as a function of axial position, showing the axial temperature profile in ingots for two different cases as described in Example 8.
- FIG. 23 is a graph of the self-interstitial concentrations resulting from the two cooling conditions illustrated in Fig. 22 and as more fully described in Example 8.
- FIG. 24 is an image produced by a scan of the minority carrier lifetime of an axial cut of an entire ingot following a series of oxygen precipitation heat treatments, as described in Example 9.
- FIG. 25 is a graph illustrating the position of the V/I boundary as a function of the length of the single crystal silicon ingot, as described in Example 10.
- FIG. 26a is an image produced by a scan of the minority carrier lifetime of an axial cut of a segment of an ingot, ranging from about 100 mm to about 250 mm from the shoulder of the ingot, following a series of oxygen precipitation heat treatments, as described in Example 11.
- FIG. 26b is an image produced by a scan of the minority carrier lifetime of an axial cut of a segment of an ingot, ranging from about 250 mm to about 400 mm from the shoulder of the ingot, following a series of oxygen precipitation heat treatments, as described in Example 11.
- FIG. 27 is a graph of the axial temperature gradient, G 0 , at various axial positions for an ingot, as described in Example 12.
- FIG. 28 is a graph of the radial variations in the average axial temperature gradient, G 0 , at various for an ingot, as described in Example 12.
- FIG. 29 is a graph illustrating the relationship between the width of the axially symmetric region and the cooling rate, as described in Example 12.
- FIG. 30 is a photograph of an axial cut of a segment of an ingot, ranging from about 235 mm to about 350 mm from the shoulder of the ingot, following copper decoration and a defect-delineating etch, described in Example 12.
- FIG. 31 is a photograph of an axial cut of a segment of an ingot, ranging from about 305 mm to about 460 mm from the shoulder of the ingot, following copper decoration and a defect-delineating etch, described in Example 12.
- FIG. 32 is a photograph of an axial cut of a segment of an ingot, ranging from about 140 mm to about 275 mm from the shoulder of the ingot, following copper decoration and a defect-delineating etch, described in Example 12.
- FIG. 33 is a photograph of an axial cut of a segment of an ingot, ranging from about 600 mm to about 730 mm from the shoulder of the ingot, following copper decoration and a defect-delineating etch, described in Example 12.
- FIG. 34 is a graph illustrating the radial variations in the average axial temperature gradient, G 0 (r), which may occur in hot zones of various configurations.
- FIG. 35 is a graph illustrating the axial temperature profile for an ingot in four different hot zone configurations.
- FIG. 36 is a photograph taken under magnification of a cross-section of a wafer (white background) which has been thermally annealed, in accordance with the present process, in a nitriding atmosphere in the absence of an enhanced oxide layer, following an NEC- 1 treatment.
- FIG. 37 is a photograph, taken under greater magnification than in Fig. 36, of a portion of the wafer cross-section shown in FIG. 36, showing in detail the essential absence of a denuded zone.
- FIG. 38 is a photograph taken under magnification of a cross-section of a wafer (white background) which has been thermally annealed, in accordance with the present invention, in a nitriding atmosphere in the absence of an enhanced oxide layer and which was subsequently subjected to a thermal oxidation treatment.
- FIG. 39 is a photograph, taken under greater magnification than in Fig. 38, of a portion of the wafer cross-section shown in FIG. 38, showing in detail the presence of a denuded zone.
- FIG. 40 is a photograph taken under magnification of a cross-section of a wafer (white background) which has been thermally annealed, in accordance with the present invention, in a nitriding atmosphere in the absence of an enhanced oxide layer and which was subsequently subjected to a thermal oxidation treatment on only one side of the wafer.
- FIG. 41 is a photograph, taken under greater magnification than in Fig. 40, of a portion of the wafer cross-section shown in FIG. 40, showing in detail the essential absence of a denuded zone on the shielded side of the wafer.
- a silicon on insulator structure possesses a device layer of single crystal silicon having an axially symmetric region of substantial radial width which is substantially free of agglomerated intrinsic point defects, such as vacancies or silicon self-interstitials.
- a SOI structure may be obtained having improved performance capabilities.
- the SOI structure may possess a handle wafer with improved gettering, the handle wafer being capable of forming an ideal, non-uniform depth distribution of oxygen precipitates upon being subjected to a heat treatment cycle of essentially any arbitrary electronic device manufacturing process.
- the handle wafer of the present invention may be obtained from essentially any material common in the art for preparing SOI structures, such as quartz or sapphire.
- the handle wafer of the present invention will be prepared using an "ideal precipitating" single crystal silicon wafer.
- an "ideal precipitating" single crystal silicon wafer As described elsewhere (see, e.g., PCT/US98/03686), such a wafer may be prepared which, during essentially any electronic device manufacturing process, will form a denuded zone of sufficient depth and a wafer bulk containing a sufficient density of oxygen precipitates for internal gettering ("IG") purposes.
- this ideal precipitating wafer may be prepared in a matter of minutes using tools which are in common use in the semiconductor silicon manufacturing industry. This process creates a "template” in the silicon which determines or “prints” the manner in which oxygen will precipitate during the electronic device manufacturing process.
- the starting material for the ideal precipitating wafer is a single crystal silicon wafer which has been sliced from a single crystal ingot grown in accordance with conventional Czochralski crystal growing methods. Such methods, as well as standard silicon slicing, lapping, etching, and polishing techniques are disclosed, for example, in F. Shimura, Semiconductor Silicon Crystal Technology, Academic Press, 1989, and Silicon Chemical Etching. (J. Grabmaier ed.) Springer- Verlag, New York, 1982 (incorporated herein by reference).
- Czochralski-grown silicon typically has an oxygen concentration within the range of about 5 x 10 17 to about 9 x 10 17 atoms/cm 3 (ASTM standard F-121-83). Because the oxygen precipitation behavior of the wafer becomes essentially decoupled from the oxygen concentration in the ideal precipitating wafer, the starting wafer may have an oxygen concentration falling anywhere within or even outside the range attainable by the Czochralski process.
- oxygen precipitate nucleation centers may form in the single crystal silicon ingot from which the wafer is sliced.
- the presence or absence of these nucleation centers in the starting material is not critical to the present invention provided, however, these centers are capable of being dissolved by heat-treating the silicon at temperatures not in excess of about 1300 °C.
- Certain heat-treatments such as annealing the silicon at a temperature of about 800 °C for about four hours, can stabilize these centers such that they are incapable of being dissolved at temperatures not in excess of about 1150 °C.
- the detection limit for oxygen precipitates is currently about 5 x 10 6 precipitates/cm 3 .
- the presence (or density) of oxygen precipitation nucleation centers cannot be directly measured using presently available techniques.
- Various techniques may be used, however, to indirectly detect their presence.
- preexisting oxygen precipitate nucleation centers in the silicon can be stabilized and precipitates can be grown at these sites by subjecting the silicon to an oxygen precipitation heat treatment.
- the presence of these nucleation centers can indirectly be measured after an oxygen precipitation heat treatment, e.g., annealing the wafer at a temperature of 800° C for four hours and then at a temperature of 1000° C for sixteen hours.
- Substitutional carbon when present as an impurity in single crystal silicon, has the ability to catalyze the formation of oxygen precipitate nucleation centers.
- the single crystal silicon starting material have a low concentration of carbon. That is, the single crystal silicon should have a concentration of carbon which is less than about 5 x 10 16 atoms/cm 3 , preferably which is less than 1 x 10 16 atoms/cm 3 , and more preferably less than 5 x 10 15 atoms/cm 3 .
- the starting material for the ideal precipitating wafer, single crystal silicon wafer 1 has a front surface 3, a back surface 5, and an imaginary central plane 7 between the front and back surfaces.
- front and back in this context are used to distinguish the two major, generally planar surfaces of the wafer; the front surface of the wafer as that term is used herein is not necessarily the surface onto which an electronic device will subsequently be fabricated nor is the back surface of the wafer as that term is used herein necessarily the major surface of the wafer which is opposite the surface onto which the electronic device is fabricated.
- wafers typically have some total thickness variation (TTV), warp and bow
- TTV total thickness variation
- warp and bow are typically so slight that to a close approximation the midpoints can be said to fall within an imaginary central plane which is approximately equidistant between the front and back surfaces.
- wafer 1 is heat-treated in an oxygen-containing atmosphere in step S, to grow a superficial oxide layer 9 which envelopes wafer 1.
- the oxide layer will have a thickness which is greater than the native oxide layer which forms upon silicon (about 15 Angstroms); preferably, the oxide layer has a thickness of at least about 20 Angstroms and, in some embodiments, at least about 25 Angstroms or even at least about 30 Angstroms.
- Experimental evidence obtained to-date suggests that oxide layers having a thickness greater than about 30 Angstroms, while not interfering with the desired effect, provide little or no additional benefit.
- step S 2 the wafer is subjected to a heat-treatment step in which the wafers are heated to an elevated temperature to form and thereby increase the number density of crystal lattice vacancies 13 in wafer 1.
- this heat-treatment step is carried out in a rapid thermal annealer in which the wafers are rapidly heated to a target temperature and annealed at that temperature for a relatively short period of time.
- the wafer is subjected to a temperature in excess of 1150 °C, preferably at least 1175 °C, more preferably at least about 1200 °C, and most preferably between about 1200 °C and 1275 °C.
- the rapid thermal annealing step is carried out in the presence of a nitriding atmosphere, that is, an atmosphere containing nitrogen gas (N 2 ) or a nitrogen-containing compound gas such as ammonia which is capable of nitriding an exposed silicon surface.
- a nitriding atmosphere that is, an atmosphere containing nitrogen gas (N 2 ) or a nitrogen-containing compound gas such as ammonia which is capable of nitriding an exposed silicon surface.
- the atmosphere may thus consist entirely of nitrogen or nitrogen compound gas, or it may additionally comprise a non-nitriding gas such as argon.
- the wafer will generally be maintained at this temperature for at least one second, typically for at least several seconds (e.g., at least 3), preferably for several tens of seconds (e.g., 20, 30, 40, or 50 seconds) and, depending upon the desired characteristics of the wafer, for a period which may range up to about 60 seconds (which is near the limit for commercially available rapid thermal annealers).
- the resulting wafer will have a relatively uniform vacancy concentration (number density) profile in the wafer.
- the atmosphere in which the rapid thermal annealing step is carried out preferably has no more than a relatively small partial pressure of oxygen, water vapor and other oxidizing gases; that is, the atmosphere has a total absence of oxidizing gases or a partial pressure of such gases which is insufficient to inject sufficient quantities of silicon self-interstitial atoms which suppress the build-up of vacancy concentrations. While the lower limit of oxidizing gas concentration has not been precisely determined, it has been demonstrated that for partial pressures of oxygen of 0.01 atmospheres (arm.), or 10,000 parts per million atomic (ppma), no increase in vacancy concentration and no effect is observed. Thus, it is preferred that the atmosphere have a partial pressure of oxygen and other oxidizing gases of less than 0.01 atm.
- the rapid thermal annealing step causes the dissolution of any unstabilized oxygen precipitate nucleation centers which are present in the silicon starting material. These nucleation centers may be formed, for example, during the growth of the single crystal silicon ingot from which the wafer was sliced, or as a consequence of some other event in the previous thermal history of the wafer or of the ingot from which the wafer is sliced.
- the rapid thermal anneal may be carried out in any of a number of commercially available rapid thermal annealing ("RTA") furnaces in which wafers are individually heated by banks of high power lamps.
- RTA furnaces are capable of rapidly heating a silicon wafer, e.g., they are capable of heating a wafer from room temperature to 1200 °C in a few seconds.
- RTA furnace is the model 610 furnace available from AG Associates (Mountain View, CA).
- Intrinsic point defects are capable of diffusing through single crystal silicon with the rate of diffusion being temperature dependant.
- concentration profile of intrinsic point defects therefore, is a function of the diffusivity of the intrinsic point defects and the recombination rate as a function of temperature.
- the intrinsic point defects are relatively mobile at temperatures in the vicinity of the temperature at which the wafer is annealed in the rapid thermal annealing step whereas they are essentially immobile for any commercially practical time period at temperatures of as much as 700 °C.
- step S 2 the wafer is rapidly cooled in step S 3 through the range of temperatures at which crystal lattice vacancies are relatively mobile in the single crystal silicon. As the temperature of the wafer is decreased through this range of temperatures, the vacancies diffuse to the oxide layer 9 and are annihilated, thus leading to a change in the vacancy concentration profile with the extent of change depending upon the length of time the wafer is maintained at a temperature within this range.
- the vacancy concentration would once again become substantially uniform throughout wafer bulk 11 with the concentration being an equilibrium value which is substantially less than the concentration of crystal lattice vacancies immediately upon completion of the heat treatment step.
- the maximum vacancy concentration being at or near central plane 7 and the vacancy concentration decreasing in the direction of the front surface 3 and back surface 5 of the wafer.
- the average cooling rate within this range of temperatures is at least about 5 °C per second and preferably at least about 20 °C per second.
- the average cooling rate may preferably be at least about 50 °C per second, still more preferably at least about 100 °C per second, with cooling rates in the range of about 100 °C to about 200°C per second being presently preferred for some applications.
- the cooling rate does not appear to significantly influence the precipitating characteristics of the wafer and thus, does not appear to be narrowly critical.
- the cooling step may be carried out in the same atmosphere in which the heating step is carried out.
- step S 4 the wafer is subjected to an oxygen precipitation heat-treatment.
- the wafer may be annealed at a temperature of 800 °C for four hours and then at a temperature of 1000 °C for sixteen hours.
- the wafer is loaded into a furnace which is at a temperature of about 800 °C as the first step of an electronic device manufacturing process.
- the previously rapidly thermal annealed wafer will have separate zones which behave differently with respect to oxygen precipitation.
- oxygen clusters rapidly as the wafer enters the furnace. By the time the loading temperature is reached, the clustering process is finished and a distribution of clusters is reached which depends only upon the initial concentration of vacancies.
- the wafer behaves like a normal wafer which lacks pre-existing oxygen precipitate nucleation centers; that is, oxygen clustering is not observed.
- the temperature is increased above 800 °C or if the temperature remains constant, the clusters in the vacancy rich zone grow into precipitates and are thereby consumed, whereas in the vacancy lean zone nothing happens.
- a template is effectively created through which is written an oxygen precipitate pattern which is fixed the moment the wafer is loaded into the furnace. As illustrated in Fig.
- the resulting depth distribution of oxygen precipitates in the handle wafer is characterized by clear regions of oxygen precipitate-free material (denuded zones) 15 and 15' extending from the front surface 3 and back surface 5 to a depth t, t', respectively. Between the oxygen precipitate-free regions, 15 and 15', there is a region 17 which contains a substantially uniform density of oxygen precipitates.
- the concentration of oxygen precipitates in region 17 is primarily a function of the heating step and secondarily a function of the cooling rate.
- the concentration of oxygen precipitates increases with increasing temperature and increasing annealing times in the heating step, with precipitate densities in the range of about 1 x 10 7 to about 5 x 10 10 precipitates/cm 3 being routinely obtained.
- the depth t, t' from the front and back surfaces, respectively, of oxygen precipitate-free material (denuded zones) 15 and 15' is primarily a function of the cooling rate through the temperature range at which crystal lattice vacancies are relatively mobile in silicon.
- the depth t, t' increases with decreasing cooling rates, with denuded zone depths of at least about 10, 20, 30, 40, 50, 70 or even 100 micrometers being attainable.
- the depth of the denuded zone is essentially independent of the details of the electronic device manufacturing process and, in addition, does not depend upon the out-diffusion of oxygen as is conventionally practiced.
- the rapid thermal treatments employed in this process may result in the out-diffusion of a small amount of oxygen from the surface of the front and back surfaces of the wafer, the amount of out-diffusion is significantly less than what is observed in conventional processes for the formation of denuded zones.
- the ideal precipitating wafers have a substantially uniform interstitial oxygen concentration as a function of distance from the silicon surface.
- the wafer prior to the oxygen precipitation heat-treatment, will have a substantially uniform concentration of interstitial oxygen from the center of the wafer to regions of the wafer which are within about 15 microns of the silicon surface, more preferably from the center of the silicon to regions of the wafer which are within about 10 microns of the silicon surface, even more preferably from the center of the silicon to regions of the wafer which are within about 5 microns of the silicon surface, and most preferably from the center of the silicon to regions of the wafer which are within about 3 microns of the silicon surface.
- a substantially uniform oxygen concentration shall mean a variance in the oxygen concentration of no more than about 50%, preferably no more than about 20%, and most preferably no more than about 10%.
- oxygen precipitation heat-treatments do not result in a substantial amount of oxygen outdiffusion from the heat-treated wafer.
- concentration of interstitial oxygen in the denuded zone at distances more than several microns from the wafer surface will not significantly change as a consequence of the precipitation heat-treatment.
- the oxygen concentration at a position within the denuded zone which is at a distance from the silicon surface equal to one-half of D j will typically be at least about 75% of the peak concentration of the interstitial oxygen concentration anywhere in the denuded zone.
- the interstitial oxygen concentration at this position will be even greater, i.e., at least 80%, 85%, 90% or even 95% of the maximum oxygen concentration anywhere in the denuded zone.
- a non-nitriding atmosphere is used instead of the nitriding atmosphere used in the heating (rapid thermal annealing) and cooling steps of the first embodiment.
- Suitable non-nitriding atmospheres include argon, helium, neon, carbon dioxide, and other such non-oxidizing, non-nitriding elemental and compound gases, or mixtures of such gases.
- the non-nitriding atmosphere like the nitriding atmosphere, may contain a relatively small partial pressure of oxygen, i.e., a partial pressure less than 0.01 atm. (10,000 ppma), more preferably less than 0.005 atm. (5,000 ppma), more preferably less than 0.002 atm. (2,000 ppma), and most preferably less than 0.001 atm. (1,000 ppma).
- step S (the thermal oxidation step) is omitted and the starting wafer has no more than a native oxide layer.
- the effect differs from that which is observed when a wafer having an oxide layer which is greater in thickness than a native oxide layer ("enhanced oxide layer") is annealed in nitrogen.
- the wafer containing an enhanced oxide layer is annealed in a nitrogen atmosphere, a substantially uniform increase in the vacancy concentration is achieved throughout the wafer nearly, if not immediately, upon reaching the annealing temperature; furthermore, the vacancy concentration does not appear to significantly increase as a function of annealing time at a given annealing temperature.
- the resulting wafer will have a vacancy concentration (number density) profile which is generally "U-shaped" for a cross-section of the wafer; that is, a maximum concentration will occur at or within several micrometers of the front and back surfaces and a relatively constant and lesser concentration will occur throughout the wafer bulk with the minimum concentration in the wafer bulk initially being approximately equal to the concentration which is obtained in wafers having an enhanced oxide layer.
- a vacancy concentration (number density) profile which is generally "U-shaped" for a cross-section of the wafer; that is, a maximum concentration will occur at or within several micrometers of the front and back surfaces and a relatively constant and lesser concentration will occur throughout the wafer bulk with the minimum concentration in the wafer bulk initially being approximately equal to the concentration which is obtained in wafers having an enhanced oxide layer.
- an increase in annealing time will result in an increase in vacancy concentration in wafers lacking anything more than a native oxide layer.
- the atmosphere during the rapid thermal annealing step preferably contains a partial pressure of at least about 0.0001 atm. (100 ppma), more preferably a partial pressure of at least about 0.0002 atm. (200 ppma).
- the partial pressure of oxygen preferably does not exceed 0.01 atm. (10,000 ppma), and is more preferably less than 0.005 atm. (5,000 ppma), still more preferably less than 0.002 atm. (2,000 ppma), and most preferably less than 0.001 atm. (1,000 ppma).
- the silicon wafer may simply be subjected to a thermal anneal, or rapid thermal anneal, treatment under an oxygen atmosphere after annealing under a nitrogen atmosphere or a neutral atmosphere, in accordance with step S 2 , is complete.
- the oxygen annealing step may be performed after the wafer has been allowed to cool or, alternatively, may be performed at temperature (i.e., while the wafer is still hot after the initial thermal anneal step has been completed).
- this oxygen anneal step may optionally be performed for any of the above-described embodiments as a means by which to further tailor or profile the vacancy concentration within the silicon wafer and, as such, the resulting oxygen precipitate pattern in the wafer.
- oxygen annealing results in the oxidation of the silicon surface and, as a result, acts to create an inward flux of silicon self-interstitials.
- This inward flux of self-interstitials has the effect of gradually altering the vacancy concentration profile by causing recombinations to occur, beginning at the surface and then moving inward.
- a region of low vacancy concentration may therefore be created which, following an oxygen precipitation heat treatment, results in a denuded zone having a depth optimized for the particular end use of the device which is to be fabricated from the silicon wafer.
- the depth t and t' of regions 15 and 15' may be selectively increased by controlling the rate at which oxidation of the surfaces occurs.
- the rate of oxidation is in turn dependent upon a number of factors, such as the atmospheric conditions, temperature and duration of this oxidation step. For example, the rate of oxidation will increase as the concentration of oxygen in the atmosphere increases, with the rate being greatest when pyrogenic steam is employed.
- the precise conditions for the oxidative treatment may be empirically determined by adjusting the temperature, duration of the anneal and atmospheric conditions (i.e., the composition of the atmosphere, as well as the oxygen partial pressure) in order to optimize the depth t and/or t'.
- the pressure of oxygen in the atmosphere will be at least about 0.0001 (100 ppma), and more preferably at least about 0.0002 (200 ppma).
- the limitations placed upon the oxygen content, or partial pressure, for the thermal anneal step S 2 are not applicable for this optional step of the process.
- the temperature of this oxidative treatment is preferably in excess of about 1150°C. More preferably, the temperature is at least about equal to the temperature employed during the thermal treatment of step S 2 . Without being held to any particular theory, it is believed that if the temperature is less than that employed during the thermal treatment, the peak concentration of vacancies in region 17 may actually decrease because of the direct recombination of vacancies and self-interstitials.
- the wafer may be rapidly cooled, as in step S 3 above, through the range of temperatures at which crystal lattice vacancies are relatively mobile in the single crystal silicon.
- the vacancy concentration profile is effectively "frozen" within the silicon matrix, thus establishing a non-uniform distribution of crystal lattice vacancies.
- the cooling rate is at least about 20 °C per second.
- the average cooling rate may be at least about 50 °C per second, about 100 °C per second, or up to about 200 °C per second or more.
- the cooling rate does not appear to significantly influence the precipitating characteristics of the wafer and thus, does not appear to be narrowly critical.
- the cooling step may be carried out in the same atmosphere in which the heating step is carried out.
- This separate oxidative treatment is an acceptable alternative to controlling the vacancy concentration profile by means of adjusting the rate of cooling, as described in detail above. Accordingly, when this oxidative treatment is employed the cooling rate of step S 4 may be greater than that herein described. In addition, it is to be noted that this oxidative treatment is preferred when the desired depth of t or t' is in excess of tens of microns, several tens of microns, or more.
- the flexibility offered by oxidative treatment enables this approach to be successfully performed on a wafer having a vacancy concentration (number density) profile which is generally "U-shaped.” More specifically, as noted above, if a wafer having only a native oxide layer on the wafer surface is subjected to the thermal anneal step S 2 , the resulting wafer will possess a vacancy profile which is generally "U-shaped.” By subjecting such a wafer to this oxidative anneal treatment, the vacancy concentration profile may be altered, the exposure conditions being selectively determined in order to yield a desired vacancy profile which comports with the ideal precipitating wafer process.
- the front and back surfaces of the wafer may be exposed to different atmospheres, each of which may contain one or more nitriding or non-nitriding gases.
- the back surface of the wafer may be exposed to a nitriding atmosphere as the front surface is exposed to a non-nitriding atmosphere.
- multiple wafers e.g., 2, 3 or more wafers
- the oxide layer may be formed only upon the side of the wafer at which the denuded zone is desired, e.g., front surface 3 of the wafer (see Fig. 1).
- the starting material for the preparation of an ideal precipitating wafer may be a polished silicon wafer, or alternatively, a silicon wafer which has been lapped and etched but not polished.
- the wafer may have vacancy or self-interstitial point defects as the predominant intrinsic point defect.
- the wafer may be vacancy dominated from center to edge, self-interstitial dominated from center to edge, or it may contain a central core of vacancy of dominated material surrounded by an axially symmetric ring of self-interstitial dominated material.
- Utilization of an ideal precipitating wafer as the handle wafer for the SOI structure of the present invention is preferred because it affords the means by which to effectively trap metallic impurities within the bulk of the wafer, away for the insulating oxide layer of the present invention. As a result, precipitates forming due to the precipitation of metallic impurities occurs within the wafer bulk and away from the critical oxide layer and device layer of the SOI structure.
- the device layer of the SOI structure of the present invention is single crystal silicon, preferably containing a region which is substantially free of agglomerated intrinsic point defects.
- the type and initial concentration of intrinsic point defects appear to be initially determined as the ingot cools from the temperature of solidification (i.e., about 1410°C) to a temperature greater than 1300°C (i.e., at least about 1325 °C, at least about 1350°C or even at least about 1375 °C); that is, the type and initial concentration of these defects are controlled by the ratio v/G 0 , where v is the growth velocity and G 0 is the average axial temperature gradient over this temperature range.
- v/G 0 for increasing values of v/G 0 , a transition from decreasingly self-interstitial dominated growth to increasingly vacancy dominated growth occurs near a critical value of v/G 0 which, based upon currently available information, appears to be about 2.1xl0 "5 cm 2 /sK, where G 0 is determined under conditions in which the axial temperature gradient is constant within the temperature range defined above. At this critical value, the concentrations of these intrinsic point defects are at equilibrium. However, as the value of v/G 0 exceeds the critical value, the concentration of vacancies increases. Likewise, as the value of v/G 0 falls below the critical value, the concentration of self-interstitials increases.
- Preventing the formation of such defects can be achieved by establishing an initial concentration of vacancies or interstitials (controlled by v/G 0 (r), where v/G 0 (r) represent v/G 0 as a function of radial position, as further discussed below) which is sufficiently low such that critical supersaturation is never achieved.
- concentrations are difficult to achieve across an entire crystal radius and, in general therefore, critical supersaturation may be avoided by suppressing the initial vacancy concentration or the initial interstitial concentration subsequent to crystal solidification (i.e., subsequent to establishing the initial concentration as determined by v/G 0 (r)).
- the average axial temperature gradient, G 0 increases as a function of increasing radius for single crystal silicon, which is grown according to the Czochralski method. This means that the value of v/G 0 is typically not singular across the radius of an ingot. As a result of this variation, the type and initial concentration of intrinsic point defects is not constant. If the critical value of v/G 0 , denoted in Figs. 13 and 14 as the V/I boundary 20, is reached at some point along the radius 40 of the ingot, the material will switch from being vacancy dominated to self-interstitial dominated.
- the ingot will contain an axially symmetric region of self- interstitial dominated material 60 (in which the initial concentration of silicon self- interstitial atoms increases as a function of increasing radius), surrounding a generally cylindrical region of vacancy dominated material 80 (in which the initial concentration of vacancies decreases as a function of increasing radius).
- the crystal growth conditions including growth velocity, v, the average axial temperature gradient, G 0 , and the cooling rate are preferably controlled to cause the formation of a single crystal silicon ingot 100, grown in accordance with the Czochralski method, comprising a central axis 120, a seed-cone 140, an end-cone 160 and a constant diameter portion 180 between the seed-cone and the end-cone.
- the constant diameter portion of the ingot, from which the wafer of the present invention can be obtained has a circumferential edge 200 and a radius 40 extending from the central axis 120 to the circumferential edge 200.
- the growth conditions may be controlled to cause the formation of (i) a substantially defect- free axially symmetric region of interstitial dominated material 60, and/or (ii) an axially symmetric region of vacancy dominated material 80, at least a portion 90 of which is substantially defect-free.
- the axially symmetric regions 60 and 90 may have varying widths, as further discussed in detail below.
- the growth velocity, v, and the average axial temperature gradient, G 0 are typically controlled such that the ratio v/G 0 ranges in value from about 0.5 to about 2.5 times the critical value of v/G 0 (i.e., about lxlO "5 c VsK to about 5xlO "5 cmVsK based upon currently available information for the critical value of v/G 0 ).
- the ratio v/G 0 will range in value from about 0.6 to about 1.5 times the critical value of v/G 0 (i.e., about 1.3xl0 "5 cmVsK to about 3xl0 "5 cmVsK based upon currently available information for the critical value of v/G 0 ). Most preferably, the ratio v/G 0 will range in value from about 0.75 to about 1.25 times the critical value of v/G 0 (i.e., about 1.6xl0 "5 c ⁇ vVsK to about 2.1xl0 "5 cm 2 /sK based upon currently available information for the critical value of v/G 0 ).
- v/G 0 within the axially symmetric region 90 has a value falling between the critical value of v/G 0 and 1.1 times the critical value of v/G 0 .
- v/G 0 within the axially symmetric region 60 has a value falling between about 0.75 times the critical value of v/G 0 and the critical value ofv/G 0 .
- the ingot be cooled from the solidification temperature to a temperature in excess of about 1050 °C over a period of (i) at least about 5 hours, preferably at least about 10 hours, and more preferably at least about 15 hours for 150 mm nominal diameter silicon crystals, (ii) at least about 5 hours, preferably at least about 10 hours, more preferably at least about 20 hours, still more preferably at least about 25 hours, and most preferably at least about 30 hours for 200 mm nominal diameter silicon crystals, and (iii) at least about 20 hours, preferably at least about 40 hours, more preferably at least about 60 hours, and most preferably at least about 75 hours for silicon crystals having a nominal diameter greater than 200 mm.
- Control of the cooling rate can be achieved by using any means currently known in the art for minimizing heat transfer, including the use of insulators, heaters, radiation shields, and magnetic fields.
- Control of the average axial temperature gradient, G 0 may be achieved through the design of the "hot zone" of the crystal puller, i.e., the graphite (or other materials) that makes up the heater, insulation, heat and radiation shields, among other things.
- the design particulars may vary depending upon the make and model of the crystal puller, in general, G 0 may be controlled using any of the means currently known in the art for controlling heat transfer at the melt/solid interface, including reflectors, radiation shields, purge tubes, light pipes, and heaters.
- G 0 In general, radial variations in G 0 are minimized by positioning such an apparatus within about one crystal diameter above the melt/solid interface.
- G 0 can be controlled further by adjusting the position of the apparatus relative to the melt and crystal. This is accomplished either by adjusting the position of the apparatus in the hot zone, or by adjusting the position of the melt surface in the hot zone.
- G 0 may be further controlled by adjusting the power supplied to the heater. Any, or all, of these methods can be used during a batch Czochralski process in which melt volume is depleted during the process.
- the average axial temperature gradient, G 0 be relatively constant as a function of the diameter of the ingot.
- G 0 the average axial temperature gradient
- mechanical issues associated with maintaining a constant growth rate become an increasingly important factor. This is because the growth process becomes much more sensitive to any variation in the pull rate, which in turn directly affects the growth rate, v. In terms of process control, this means that it is favorable to have values for G 0 which differ over the radius of the ingot.
- Significant differences in the value of G 0 can result in a large concentration of self-interstitials generally increasing toward the wafer edge and, thereby, increase the difficultly in avoiding the formation of agglomerated intrinsic point defects.
- the control of G 0 involves a balance between minimizing radial variations in G 0 and maintaining favorable process control conditions.
- the pull rate after about one diameter of the crystal length will range from about 0.2 mm/minute to about 0.8 mm/minute.
- the pull rate will range from about 0.25 mm minute to about 0.6 mm/minute and, more preferably, from about 0.3 mm/minute to about 0.5 mm/minute.
- the pull rate is dependent upon both the crystal diameter and crystal puller design. The stated ranges are typical for 200 mm diameter crystals. In general, the pull rate will decrease as the crystal diameter increases. However, the crystal puller may be designed to allow pull rates in excess of those stated here. As a result, most preferably the crystal puller will be designed to enable the pull rate to be as fast as possible while still allowing for the formation of an axially symmetric region or regions in accordance with the present invention.
- the amount of self-interstitial diffusion is controlled by controlling the cooling rate as the ingot is cooled from the solidification temperature (about 1410°C) to the temperature at which silicon self-interstitials become immobile for commercially practical purposes.
- Silicon self-interstitials appear to be extremely mobile at temperatures near the solidification temperature of silicon, i.e., about 1410 °C. This mobility, however, decreases as the temperature of the single crystal silicon ingot decreases.
- the diffusion rate of self-interstitials slows such a considerable degree that they are essentially immobile for commercially practical time periods at temperatures less than about 700 °C, and perhaps at temperatures as great as 800°C, 900°C, 1000°C, or even 1050°C.
- a self- interstitial agglomeration reaction may in theory vary over a wide range of temperatures, as a practical matter this range appears to be relatively narrow for conventional, Czochralski-grown silicon. This is a consequence of the relatively narrow range of initial self-interstitial concentrations which are typically obtained in silicon grown according to the Czochralski method. In general, therefore, a self- interstitial agglomeration reaction may occur, if at all, at temperatures within the range of about 1100°C to about 800°C, and typically at a temperature of about 1050°C.
- the cooling rate will typically range from about 0.1 °C/minute to about 3 °C/minute.
- the cooling rate will range from about 0.1 °C/minute to about 1.5 °C/minute, more preferably from about 0.1 °C/minute to about 1 °C/minute, and still more preferably from about 0.1 °C/minute to about 0.5 °C/minute.
- the self-interstitials may be given more time to diffuse to sinks located at the crystal surface, or to vacancy dominated regions, where they may be annihilated.
- the concentration of such interstitials may therefore be suppressed, which act to prevent an agglomeration event from occurring.
- Utilizing the diffusivity of interstitials by controlling the cooling rate acts to relax the otherwise stringent v/G 0 requirements that may be needed in order to obtain an axially symmetric region free of agglomerated defects.
- the constant diameter portion of the ingot may have a uniform thermal history in accordance with the Czochralski method.
- a uniform thermal history may be achieved by pulling the ingot from the silicon melt at a relatively constant rate during the growth of not only the constant diameter portion, but also during the growth of the end-cone of the crystal and possibly subsequent to the growth of the end-cone.
- a pull rate for the end-cone is established which ensures any segment of the constant diameter portion of the ingot remaining at a temperature in excess of about 1050°C will experience the same thermal history as other segment(s) of the constant diameter portion of the ingot which contain an axially symmetric region free of agglomerated intrinsic point defects which have already cooled to a temperature of less than about 1050°C.
- a relatively constant pull rate may be achieved, for example, by (i) reducing the rates of rotation of the crucible and crystal during the growth of the end-cone relative to the crucible and crystal rotation rates during the growth of the constant diameter portion of the crystal, and/or (ii) increasing the power supplied to the heater used to heat the silicon melt during the growth of the end-cone relative to the power conventionally supplied during end-cone growth.
- These additional adjustments of the process variables may occur either individually or in combination.
- a minimum radius of the vacancy dominated region exists for which the suppression of agglomerated interstitial defects may be achieved. The value of the minimum radius depends on v/G 0 (r) and the cooling rate.
- the ranges presented above for v/G 0 (r), pull rate, and cooling rate will also vary. Likewise these conditions may vary along the length of a growing crystal.
- the width of the interstitial dominated region free of agglomerated interstitial defects is preferably maximized, in some embodiments. Thus, it is desirable to maintain the width of this region to a value which is as close as possible to, without exceeding, the difference between the crystal radius and the minimum radius of the vacancy dominated region along the length of the growing crystal in a given crystal puller.
- the crystal pull rate profile needed in order to maximize the width of axially symmetric regions 60 and 90 for a given crystal puller hot zone design may be determined empirically. Generally speaking, this empirical approach involves first obtaining readily available data on the axial temperature profile for an ingot grown in a particular crystal puller, as well as the radial variations in the average axial temperature gradient for an ingot grown in the same puller. Collectively, this data is used to pull one or more single crystal silicon ingots, which are then analyzed for the presence of agglomerated interstitial defects. In this way, an optimum pull rate profile can be determined.
- v/G 0 may also vary axially as a result of a change in v, or as a result of natural variations in G 0 due to the Czochralski process.
- v is altered as the pull rate is adjusted throughout the growth cycle, in order to maintain the ingot at a constant diameter.
- These adjustments, or changes, in the pull rate in turn cause v/G 0 to vary over the length of the constant diameter portion of the ingot. Accordingly, it is therefore desirable in the present process to control the pull rate in order to maximize the width of the axially symmetric region of the ingot.
- the ingot is therefore preferably grown to a diameter larger than that which is desired.
- the ingot is then subjected to processes standard in the art to remove excess material from the surface, thus ensuring that an ingot having a constant diameter portion is obtained.
- wafers from which the device layer of the present invention may be obtained are sliced from a single crystal silicon ingot 100.
- This ingot may contain an axially symmetric region of self-interstitial dominated material 60, which may additionally surround a generally cylindrical region of vacancy dominated material 80, a portion or all of which may also contain region 90 which is substantially free of agglomerated intrinsic point defects; alternatively, the self- interstitial dominated region 60 may extend from center to edge, or the vacancy dominated region 90 may extend from center to edge.
- an axially symmetric region 90 has a width, as measured along the radius 40 extending from V/I boundary 20 to axis 120, which is at least about 15 mm in width, and preferably has a width which is at least about 7.5%, more preferably at least about 15%, still more preferably at least about 25%, and most preferably at least about 50% of the radius of the constant diameter portion of the ingot.
- axially symmetric region 90 includes axis 120 of the ingot, i.e., the axially symmetric region 90 and the generally cylindrical region 80 coincide.
- ingot 100 includes a generally cylindrical region of vacancy dominated material 80, at least a portion of which is free of agglomerated defects.
- axially symmetric region 90 extends over a length of at least about 20%, preferably at least about 40%, more preferably at least about 60%, and still more preferably at least about 80% of the length of the constant diameter portion of the ingot.
- such wafers may be obtained from a single crystal silicon ingot 100 comprising an axially symmetric region 60 which generally has a width 220, as measured from circumferential edge 200 radially inward toward central axis 120, of at least about 30%, and in some embodiments at least about 40%, at least about 60%, or even at least about 80% of the radius of the constant diameter portion of the ingot.
- the axially symmetric region generally extends over a length 260 of at least about 20%, preferably at least about 40%, more preferably at least about 60%, and still more preferably at least about 80% of the length of the constant diameter portion of the ingot.
- the width of axially symmetric regions 60 and 90 may have some variation along the length of the central axis 120.
- the width 220 of axially symmetric region 60 is determined by measuring the distance from the circumferential edge 200 of the ingot 100 radially toward a point which is farthest from the central axis. In other words, the width is measured such that the minimum distance within the given length of the axially symmetric region 60 is determined.
- the width of axially symmetric region 90 is determined by measuring the distance from the V/I boundary 20 radially toward a point which is farthest from the central axis 120. In other words, the width is measured such that the minimum distance within the given length of the axially symmetric region 90 is determined.
- a single crystal silicon wafer may be obtained which is substantially free of agglomerated intrinsic point defects.
- Using such a wafer as the source for the device layer of a SOI structure yields a structure having a device layer which contains an axially symmetric region of substantial radial width with is substantially free of agglomerated intrinsic point defects.
- Such a device layer is advantageous because it eliminates many of the performance problems associated with the present of such defects in the device layer.
- the handle wafer of the SOI structure of the present invention comprises an ideal precipitating wafer, as further discussed below, preferably the ideal precipitating wafer process will be carried out before the device layer of the SOI structure has been attached to the handle wafer.
- step S 4 may be achieved during formation of the SOI structure, such as in wafer bonding, provide the treatment time and temperature employed by the SOI process are sufficient for oxygen precipitate formation.
- the ideal precipitating wafer process may also be performed after the SOI structure has been prepared. Without being held to any particular theory, it is believed that the SOI structure will behave as a typical single crystal silicon wafer, with the oxide layer acting as a free surface from which vacancies and self-interstitials may be injected and to which they may diffuse.
- a SOI structure having a device layer which is substantially free of agglomerated defects may be obtained directly from a "low defect density" single crystal silicon wafer, as described above, by means of subjecting the wafer to an ion implantation process which, as noted above, is standard in the art. (See, e.g., U.S. Patent No. 5,436,175.) If such a structure is to additionally comprise an "ideal precipitating" handle wafer, preferably the ideal precipitating wafer process will be performed on the low defect density silicon wafer prior to implantation. When such a process is employed, the resulting oxide layer will be located within the denuded zone.
- the low defect density wafer may be used to prepare the SOI structure of the present invention by bonding such a wafer to a handle wafer and then etching away a portion of the low defect density wafer using wafer thinning techniques, also common in the art. (See, e.g., U.S. Patent No. 5,024,723.)
- the SOI structure is to additionally comprise an "ideal precipitating" handle wafer, preferably the low defect density silicon wafer will be bound to the handle wafer after the handle wafer has been subjected to the ideal precipitating wafer process.
- the low defect density silicon wafer may first be bound to a Czochralski- type single crystal silicon wafer, and then the entire SOI structure may be subjected to the ideal precipitating wafer process.
- the measurement of crystal lattice vacancies in single crystal silicon can be carried out by platinum diffusion analysis.
- platinum is deposited on the samples and diffused in a horizontal surface with the diffusion time and temperature preferably being selected such that the Frank-Turnball mechanism dominates the platinum diffusion, but which is sufficient to reach the steady-state of vacancy decoration by platinum atoms.
- a diffusion time and temperature 730 °C for 20 minutes may be used, although more accurate tracking appears to be attainable at a lesser temperature, e.g., about 680 °C.
- the platinum deposition method preferably results in a surface concentration of less than one monolayer. Platinum diffusion techniques are described elsewhere, for example, by Jacob et al., J. Appl. Phys.. vol. 82, p. 182
- Agglomerated defects may be detected by a number of different techniques. For example, flow pattern defects, or D-defects, are typically detected by preferentially etching the single crystal silicon sample in a Secco etch solution for about 30 minutes, and then subjecting the sample to microscopic inspection, (see, e.g., H. Yamagishi et al., Semicond. Sci. Technol. 7, A135 (1992)). Although standard for the detection of agglomerated vacancy defects, this process may also be used to detect agglomerated interstitial defects. When this technique is used, such defects appear as large pits on the surface of the sample when present. Agglomerated defects may also be detected using laser scattering techniques, such as laser scattering tomography, which typically have a lower defect density detection limit that other etching techniques.
- laser scattering techniques such as laser scattering tomography
- agglomerated intrinsic point defects may be visually detected by decorating these defects with a metal capable of diffusing into the single crystal silicon matrix upon the application of heat.
- single crystal silicon samples such as wafers, slugs or slabs, may be visually inspected for the presence of such defects by first coating a surface of the sample with a composition containing a metal capable of decorating these defects, such as a concentrated solution of copper nitrate. The coated sample is then heated to a temperature between about 900 °C and about 1000°C for about 5 minutes to about 15 minutes in order to diffuse the metal into the sample. The heat-treated sample is then cooled to room temperature, thus causing the metal to become critically supersaturated and precipitate at sites within the sample matrix at which defects are present.
- the sample is first subjected to a non-defect delineating etch, in order to remove surface residue and precipitants, by treating the sample with a bright etch solution for about 8 to about 12 minutes.
- a typical bright etch solution comprises about 55 percent nitric acid (70% solution by weight), about 20 percent hydrofluoric acid (49% solution by weight), and about 25 percent hydrochloric acid (concentrated solution).
- the sample is then rinsed with deionized water and subjected to a second etching step by immersing the sample in, or treating it with, a Secco or Wright etch solution for about 35 to about 55 minutes.
- the sample will be etched using a Secco etch solution comprising about a 1 :2 ratio of 0.15 M potassium dichromate and hydrofluoric acid (49% solution by weight). This etching step acts to reveal, or delineate, agglomerated defects which may be present.
- regions of interstitial and vacancy dominated material free of agglomerated defects can be distinguished from each other and from material containing agglomerated defects by the copper decoration technique described above.
- Regions of defect- free interstitial dominated material contain no decorated features revealed by the etching whereas regions of defect- free vacancy dominated material (prior to a high-temperature oxygen nuclei dissolution treatment as described above) contain small etch pits due to copper decoration of the oxygen nuclei.
- agglomerated intrinsic point defects mean defects caused (i) by the reaction in which vacancies agglomerate to produce D-defects, flow pattern defects, gate oxide integrity defects, crystal originated particle defects, crystal originated light point defects, and other such vacancy related defects, or (ii) by the reaction in which self- interstitials agglomerate to produce dislocation loops and networks, and other such self-interstitial related defects;
- agglomerated interstitial defects shall mean agglomerated intrinsic point defects caused by the reaction in which silicon self- interstitial atoms agglomerate;
- agglomerated vacancy defects shall mean agglomerated vacancy point defects caused by the reaction in which crystal lattice vacancies agglomerate;
- radius means the distance measured from a central axis to a circumferential edge of a wafer or ingot;
- substantially free of agglomerated intrinsic point defects shall mean a concentration of agglomerated defects which is less than the detection limit of these defects, which is
- Examples 1 through 5 illustrate the ideal oxygen precipitation process.
- Examples 6 through 12 illustrate the preparation of single crystal silicon containing an axially symmetric region of vacancy dominated material, self-interstitial dominated material, or both, which is substantially free of agglomerated intrinsic point defects, as previously discussed. All of these Examples should therefore not be interpreted in a limiting sense.
- EXAMPLE 1 Silicon single crystals were pulled by the Czochralski method, sliced and polished to form silicon wafers. These wafers were then subjected to a surface oxidation step (S,), rapid thermal annealing step in nitrogen or argon (S 2 ), rapidly cooled (S 3 ), and subjected to an oxygen stabilization and growth step (S 4 ) under the conditions set forth in Table I.
- S surface oxidation step
- S 2 rapid thermal annealing step in nitrogen or argon
- S 3 rapidly cooled
- S 4 oxygen stabilization and growth step
- Figures 2, 3, and 4 show cross-sections of the resulting wafers (these figures are enlargements of photographs taken at a magnification of 200X); sample 4-7 is shown in Fig. 2, sample 4-8 is shown in Fig. 3, and sample 3-14 is shown in Fig. 4.
- EXAMPLE 3 To demonstrate that the process of the present invention was relatively independent of the conditions used for the oxygen precipitate stabilization and growth step (S 4 ), a wafer (sample 1-8) having the same initial oxygen concentration was subjected to the same series of steps described in Example 2 for sample 3-4 except that a proprietary, commercial 16 Mb DRAM process was used as the oxygen precipitate stabilization and growth step (S 4 ).
- Figure 9 shows a cross-section of the resulting wafer (this figure is an enlargement of a photograph taken at a magnification of 200X).
- samples 1-8 and 3-4 had comparable bulk oxygen precipitate densities (7xl0 10 /cm 3 for sample 1-8 versus 4xl0 10 /cm 3 for sample 3-4) and comparable denuded zone depths (approximately 40 micrometers).
- EXAMPLE 4 This example illustrates the trend that may be observed in the density of bulk microdefects (BMD), i.e., the density of oxygen precipitants, and the depth of the denuded zone (DZ) resulting from an increase in the concentration of oxygen in the atmosphere during the heat-treatment.
- BMD bulk microdefects
- DZ denuded zone
- silicon wafers obtained from single crystal silicon ingots grown in accordance with the Czochralski method, having only a native oxide layer were subjected to a thermal annealing step (S 2 ).
- the wafers were annealed in a rapid thermal annealer under an ammonia-containing atmosphere at about 1180°C for about 3 minute, and then rapidly cooled (S 3 ).
- the wafer was then heated to about 1180° C for about 3 minutes under an oxygen- containing ambient, having an oxygen concentration in this Example of about 100%, in a rapid thermal annealer. It may be observed that, following an oxygen stabilization and growth step (S 4 ) and a NEC-1 treatment, such process conditions yield a silicon wafer having a denuded zone depth of about 60 ⁇ m and a bulk oxygen precipitate density (OPD) which is greater than about 1 x 10 10 atoms/cm 3 .
- OPD bulk oxygen precipitate density
- the oxidative thermal anneal step may be performed on only one side of the silicon wafer. Single- sided treatment is achieved by shielding the side of the wafer which is not to be treated.
- the wafer shown in FIGS. 40 and 41 was treated in the same manner as the wafer shown in FIGS. 38 and 39, with the exception that one side of the wafer was shielded by first forming a silicon nitride coating using a low temperature, chemical vapor phase deposition (CVD) process. It may be observed that, following an oxygen stabilization and growth step (S 4 ) and a NEC-1 treatment, the resulting wafer has a denuded zone depth of about 60 ⁇ m on the side which was not shielded (front-side), while the shielded side (back-side) of the wafer essentially had no denuded zone.
- CVD chemical vapor phase deposition
- the bulk oxygen precipitate density (OPD) of the wafer was greater than about 1 x 10 10 atoms/cm 3 . It is to be noted that surface etching of the wafer to remove any nitride layer present is not necessary in order to achieve the results of the present process. Rather, the surface etch is optional and, accordingly, is not to be viewed in a limiting sense.
- a denuded zone may be effectively formed by thermally annealing the wafer in the presence of an oxidizing atmosphere.
- a denuded zone formed by other embodiments of the present invention may be further modified by this thermal oxidation treatment.
- the depth of the denuded zones of samples 4-7 and 4-8 (Example 1) may be increased by subjecting the samples to this thermal oxidation treatment prior to the oxygen precipitation heat treatment of step S 4 .
- a denuded zone may be formed by subjecting the wafer to this thermal oxidation treatment.
- a first 200 mm single crystal silicon ingot was grown under conditions in which the pull rate was ramped linearly from about 0.75 mm/min. to about 0.35 mm/min. over the length of the crystal.
- Fig. 17 shows the pull rate as a function of crystal length.
- G 0 the pre-established axial temperature profile of a growing 200 mm ingot in the crystal puller
- these pull rates were selected to insure that ingot would be vacancy dominated material from the center to the edge at one end of the ingot and interstitial dominated material from the center to the edge of the other end of the ingot.
- the grown ingot was sliced longitudinally and analyzed to determine where the formation of agglomerated interstitial defects begins.
- Fig. 18 is an image produced by a scan of the minority carrier lifetime of an axial cut of the ingot over a section ranging from about 635 mm to about 760 mm from the shoulder of the ingot following a series of oxygen precipitation heat- treatments which reveal defect distribution patterns.
- the width of the axially symmetric region 60 (a region which is interstitial dominated material but which lacks agglomerated interstitial defects) is at its maximum; the width of the vacancy dominated region 80, R v * (680) is about 35 mm and the width of the axially symmetric region, R, * (680) is about 65 mm.
- Fig. 19 shows the pull rate as a function of crystal length for each of the four crystals, labeled, respectively, as 1-4. These four crystals were then analyzed to determine the axial position (and conesponding pull rate) at which agglomerated interstitial defects first appear or disappear. These four empirically determined points (marked "*") are shown in Fig. 19. Interpolation between and extrapolation from these points yielded a curve, labeled v * (Z) in Fig. 19. This curve represents, to a first approximation, the pull rate for 200 mm crystals as a function of length in the crystal puller at which the axially symmetric region is at its maximum width.
- Figs. 20 and 21 illustrate the improvement in quality that can be achieved by reduction of the radial variation in the axial temperature gradient at the melt/solid interface, G 0 (r).
- the pull rate was adjusted such that the boundary between vacancy-rich silicon and interstitial-rich silicon is at a radius of 3 cm.
- the pull rate used for case 1 and 2 were 0.4 and 0.35 mm/min, respectively. From Fig.
- Figs. 22 and 23 illustrate the improvement in quality that can be achieved by increasing the time for out-diffusion of interstitials.
- the concentration of interstitials is calculated for two cases with differing axial temperature profiles in the crystal, dT/dz.
- the axial temperature gradient at the melt/solid interface is the same for both cases, so that the initial concentration (about 1 cm from the melt/solid interface) of interstitials is the same for both cases.
- the pull rate was adjusted such that the entire crystal is interstitial-rich.
- the pull rate was the same for both cases, 0.32 mm/min.
- the longer time for interstitial out-diffusion in case 2 results in an overall reduction of the interstitial concentration. This leads to an improvement in the quality of the material since it becomes easier to avoid the formation of interstitial defect clusters due to supersaturation of interstitials.
- EXAMPLE 9 A 700 mm long, 150 mm diameter crystal was grown with a varying pull rate.
- the pull rate varied nearly linearly from about 1.2 mm/min at the shoulder to about 0.4 mm/min at 430 mm from the shoulder, and then nearly linearly back to about 0.65 mm/min at 700 mm from the shoulder.
- the entire radius is grown under interstitial-rich conditions over the length of crystal ranging from about 320 mm to about 525 mm from the shoulder of the crystal.
- the crystal is free of agglomerated intrinsic point defects clusters across the entire diameter.
- a crystal of about 1000 mm in length and about 200 mm in diameter was grown.
- Slices of the grown crystal, obtained from various axial position, were then analyzed using oxygen precipitation methods standard in the art in order to (i) determine if agglomerated interstitial defects were formed, and (ii) determine, as a function of the radius of the slice, the position of the V/I boundary. In this way the presence of an axially symmetric region was determined, as well as the width of this region a function of crystal length or position.
- EXAMPLE 11 A single crystal silicon ingot have a length of about 1100 mm and a diameter of about 150 mm was grown with a decreasing pull rate.
- the pull rate at the shoulder of the constant diameter portion of the ingot was about 1 mm min.
- the pull rate decreased exponentially to about 0.4 mm/min., which corcesponded to an axial position of about 200 mm from the shoulder.
- the pull rate then decreased linearly until a rate of about 0.3 mm min. was reached near the end of the constant diameter portion of the ingot.
- the resulting ingot contains a region wherein the axially symmetric region has a width which about equal to the radius of the ingot.
- Figs. 26a and 26b which are images produced by a scan of the minority carrier lifetime of an axial cut of a portion of the ingot following a series of oxygen precipitation heat treatments, consecutive segments of the ingot, ranging in axial position from about 100 mm to about 250 mm and about 250 mm to about 400 mm are present. It can be seen from these figures that a region exists within the ingot, ranging in axial position from about 170 mm to about 290 mm from the shoulder, which is free of agglomerated intrinsic point defects across the entire diameter. Stated another way, a region is present within the ingot wherein the width of the axially symmetric region, i.e., the region which is substantially free of agglomerated interstitial defects, is about equal to the radius of the ingot.
- a series of single crystal silicon ingots (150 mm and 200 mm nominal diameter), were grown in accordance with the Czochralski method using different hot zone configurations, designed by means common in the art, which affected the residence time of the silicon at temperatures in excess of about 1050°C.
- the pull rate profile for each ingot was varied along the length of the ingot in an attempt to create a transition from a region of agglomerated vacancy point defects to a region of agglomerated interstitial point defects.
- the ingots were cut longitudinally along the central axis running parallel to the direction of growth, and then further divided into sections which were each about 2 mm in thickness.
- one set of such longitudinal sections was then heated and intentionally contaminated with copper, the heating conditions being appropriate for the dissolution of a high concentration of copper interstitials.
- the samples were then rapidly cooled, during which time the copper impurities either outdiffiised or precipitated at sites where oxide clusters or agglomerated interstitial defects where present.
- the second assumption that was made to parameterize the effect of growth conditions on the quality of single crystal silicon is that the temperature dependence of silicon self-interstitial diffusivity is negligible. Stated another way, it is assumed that self-interstitials diffuse at the same rate at all temperatures between about 1400°C and about 1050°C. Understanding that about 1050°C is considered a reasonable approximation for the temperature of agglomeration, the essential point of this assumption is that the details of the cooling curve from the melting point does not matter. The diffusion distance depends only on the total time spent cooling from the melting point to about 1050°C.
- the total cooling time from about 1400°C to about 1050°C may be calculated. It should be noted that the rate at which the temperature changes for each of the hot zones was reasonably uniform. This uniformity means that any enor in the selection of a temperature of nucleation for agglomerated interstitial defects, i.e., about 1050°C, will ideally lead only to scaled errors in the calculated cooling time.
- the width of the axially symmetric region was generally assumed to be based on the position of the V/I boundary after cooling to room temperature. This is pointed out because, as mentioned above, as the ingot cools recombination of vacancies and silicon self-interstitials may occur. When recombination does occur, the actual position of the V/I boundary shifts inwardly toward the central axis of the ingot. It is this final position which is being refened to here.
- the melt/solid interface shape was assumed to be the melting point isotherm.
- the crystal surface temperatures were calculated using finite element modeling (FEA) techniques and the details of the hot zone design.
- FEA finite element modeling
- the entire temperature field within the crystal, and therefore G 0 was deduced by solving Laplace's equation with the proper boundary conditions, namely, the melting point along the melt/solid interface and the FEA results for the surface temperature along the axis of the crystal.
- the results obtained at various axial positions from one of the ingots prepared and evaluated are presented in Fig. 27.
- a radial position R' that is, a position halfway between the V/I boundary and the crystal surface, was assumed to be the furthest point a silicon self- interstitial can be from a sink in the ingot, whether that sink be in the vacancy dominated region or on the crystal surface.
- the difference between the calculated v/G 0 at the position R' and v/Go at the V/I boundary i.e., the critical v/G 0 value
- the critical v/G 0 value provides an indication of the radial variation in the initial interstitial concentration, as well as the effect this has on the ability for excess interstitials to reach a sink on the crystal surface or in the vacancy dominated region.
- a correlation may be made between the quality of the sample and the width of the axially symmetric region.
- a graph may be prepared which compares the quality of the given sample to the time the sample, at that particular axial position, was allowed to cool from solidification to about 1050°C.
- this graph shows the width of the axially symmetric region (i.e., R crysta ⁇ - R vacancy ) nas a strong dependence on the cooling history of the sample within this particular temperature range.
- a best fit line may be calculated which generally represents a transition in the quality of the silicon from "good” (i.e., defect- free) to "bad” (i.e., containing defects), as a function of the cooling time allowed for a given ingot diameter within this particular temperature range.
- This general relationship between the width of the axially symmetric region and the cooling rate may be expressed in terms of the following equation:
- R crystal is the radius of the ingot, R trans ni on * s me ra( ⁇ us of the axially symmetric region at an axial position in the sample where a transition occurs in the interstitial dominated material from being defect- free to containing defects, or vice versa,
- D eff is a constant, about 9.3*10 "4 cm 2 sec "! , which represents the average time and temperature of interstitial diffusivity, and t ⁇ o 5 o ° c * s e ume required for the given axial position of the sample to cool from solidification to about 1050°C.
- a cooling time may be estimated in order to obtain an axially symmetric region of a desired diameter.
- an axially symmetric region having a width about equal to the radius of the ingot may be obtained if, between the temperature range of about 1410°C and about 1050°C, this particular portion of the ingot is allowed to cool for about 10 to about 15 hours.
- an axially symmetric region having a width about equal to the radius of the ingot may be obtained if between this temperature range this particular portion of the ingot is allowed to cool for about 25 to about 35 hours.
- cooling times of about 65 to about 75 hours may be needed in order to obtain an axially symmetric region having a width about equal to the radius of an ingot having a diameter of about 300 mm. It is to be noted in this regard that, as the diameter of the ingot increases, additional cooling time is required due to the increase in distance that interstitials must diffuse in order to reach sinks at the ingot surface or the vacancy core.
- Figs. 30, 31, 32 and 33 the effects of increased cooling time for various ingots may be observed.
- Each of these figures depicts a portion of an ingot having a nominal diameter of 200 mm, with the cooling time from the temperature of solidification to 1050 °C progressively increasing from Fig. 30 to Fig. 33.
- Fig. 30 a portion of an ingot, ranging in axial position from about
- the width of the axially symmetric region free of agglomerated interstitial defects is at a maximum, which is about 45% of the radius of the ingot. Beyond this position, a transition occurs from a region which is free of such defects, to a region in which such defects are present.
- FIG. 31 a portion of an ingot, ranging in axial position from about 305 mm to about 460 mm from the shoulder, is shown.
- the width of the axially symmetric region free of agglomerated interstitial defects is at a maximum, which is about 65% of the radius of the ingot. Beyond this position, defect formation begins.
- the width of the axially symmetric region is about equal to the radius of the ingot; that is, a small portion of the ingot within this range is free of agglomerated intrinsic point defects.
- Figs. 30, 31, 32, and 33 demonstrate the effect of cooling time to 1050 °C upon the width and the length of the defect-free, axially symmetric region.
- the regions containing agglomerated interstitial defects occuned as a result of a continued decrease of the crystal pull rate leading to an initial interstitial concentration which was too large to reduce for the cooling time of that portion of the crystal.
- a greater length of the axially symmetric region means a larger range of pull rates (i.e., initial interstitial concentration) are available for the growth of such defect- free material.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP99944028A EP1114454A2 (en) | 1998-09-02 | 1999-08-31 | Silicon on insulator structure from low defect density single crystal silicon |
JP2000568105A JP2002524845A (en) | 1998-09-02 | 1999-08-31 | Silicon-on-insulator structure obtained from single crystal silicon with low defect density |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US9890298P | 1998-09-02 | 1998-09-02 | |
US60/098,902 | 1998-09-02 |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2000013211A2 WO2000013211A2 (en) | 2000-03-09 |
WO2000013211A9 true WO2000013211A9 (en) | 2000-06-02 |
WO2000013211A3 WO2000013211A3 (en) | 2000-09-08 |
Family
ID=22271475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/019958 WO2000013211A2 (en) | 1998-09-02 | 1999-08-31 | Silicon on insulator structure from low defect density single crystal silicon |
Country Status (7)
Country | Link |
---|---|
US (5) | US6236104B1 (en) |
EP (1) | EP1114454A2 (en) |
JP (3) | JP2002524845A (en) |
KR (1) | KR100581305B1 (en) |
CN (1) | CN1155074C (en) |
TW (1) | TW436861B (en) |
WO (1) | WO2000013211A2 (en) |
Families Citing this family (69)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6503594B2 (en) * | 1997-02-13 | 2003-01-07 | Samsung Electronics Co., Ltd. | Silicon wafers having controlled distribution of defects and slip |
TW577939B (en) * | 1997-04-09 | 2004-03-01 | Memc Electronic Materials | A process for growing a single crystal silicon ingot |
US6379642B1 (en) * | 1997-04-09 | 2002-04-30 | Memc Electronic Materials, Inc. | Vacancy dominated, defect-free silicon |
EP1090166B1 (en) | 1998-06-26 | 2002-03-27 | MEMC Electronic Materials, Inc. | Process for growth of defect free silicon crystals of arbitrarily large diameters |
WO2000013211A2 (en) * | 1998-09-02 | 2000-03-09 | Memc Electronic Materials, Inc. | Silicon on insulator structure from low defect density single crystal silicon |
JP3904832B2 (en) * | 1998-10-14 | 2007-04-11 | エムイーエムシー・エレクトロニック・マテリアルズ・インコーポレイテッド | Epitaxial silicon wafer substantially free of defects for introducing crystal growth |
US6312516B2 (en) | 1998-10-14 | 2001-11-06 | Memc Electronic Materials, Inc. | Process for preparing defect free silicon crystals which allows for variability in process conditions |
CN1296526C (en) * | 1998-10-14 | 2007-01-24 | Memc电子材料有限公司 | Thermally annealed, low defect density single crystal silicon |
JP4233651B2 (en) * | 1998-10-29 | 2009-03-04 | 信越半導体株式会社 | Silicon single crystal wafer |
US20030051656A1 (en) | 1999-06-14 | 2003-03-20 | Charles Chiun-Chieh Yang | Method for the preparation of an epitaxial silicon wafer with intrinsic gettering |
WO2001021861A1 (en) * | 1999-09-23 | 2001-03-29 | Memc Electronic Materials, Inc. | Czochralski process for growing single crystal silicon by controlling the cooling rate |
US6635587B1 (en) | 1999-09-23 | 2003-10-21 | Memc Electronic Materials, Inc. | Method for producing czochralski silicon free of agglomerated self-interstitial defects |
US6391662B1 (en) | 1999-09-23 | 2002-05-21 | Memc Electronic Materials, Inc. | Process for detecting agglomerated intrinsic point defects by metal decoration |
JP4103391B2 (en) * | 1999-10-14 | 2008-06-18 | 信越半導体株式会社 | Manufacturing method of SOI wafer and SOI wafer |
US6759235B2 (en) * | 2000-04-06 | 2004-07-06 | Quantum Dot Corporation | Two-dimensional spectral imaging system |
US6599815B1 (en) | 2000-06-30 | 2003-07-29 | Memc Electronic Materials, Inc. | Method and apparatus for forming a silicon wafer with a denuded zone |
US6339016B1 (en) | 2000-06-30 | 2002-01-15 | Memc Electronic Materials, Inc. | Method and apparatus for forming an epitaxial silicon wafer with a denuded zone |
US6858307B2 (en) | 2000-11-03 | 2005-02-22 | Memc Electronic Materials, Inc. | Method for the production of low defect density silicon |
US7105050B2 (en) * | 2000-11-03 | 2006-09-12 | Memc Electronic Materials, Inc. | Method for the production of low defect density silicon |
JP5045710B2 (en) * | 2000-11-28 | 2012-10-10 | 株式会社Sumco | Silicon wafer manufacturing method |
JP4720058B2 (en) * | 2000-11-28 | 2011-07-13 | 株式会社Sumco | Silicon wafer manufacturing method |
US7008874B2 (en) * | 2000-12-19 | 2006-03-07 | Memc Electronics Materials, Inc. | Process for reclaiming semiconductor wafers and reclaimed wafers |
WO2002059400A2 (en) * | 2001-01-26 | 2002-08-01 | Memc Electronic Materials, Inc. | Low defect density silicon substantially free of oxidation induced stacking faults having a vacancy-dominated core |
US6743495B2 (en) | 2001-03-30 | 2004-06-01 | Memc Electronic Materials, Inc. | Thermal annealing process for producing silicon wafers with improved surface characteristics |
US6897084B2 (en) * | 2001-04-11 | 2005-05-24 | Memc Electronic Materials, Inc. | Control of oxygen precipitate formation in high resistivity CZ silicon |
EP1423871A2 (en) * | 2001-06-22 | 2004-06-02 | MEMC Electronic Materials, Inc. | Process for producing silicon on insulator structure having intrinsic gettering by ion implantation |
EP1710830A3 (en) * | 2001-06-22 | 2007-11-28 | MEMC Electronic Materials, Inc. | Silicon on insulator structure having intrinsic gettering |
EP1406294A4 (en) * | 2001-07-10 | 2007-09-12 | Shinetsu Handotai Kk | Silicon wafer manufacturing method, silicon epitaxial wafer manufacturing method, and silicon epitaxial wafer |
US6998353B2 (en) * | 2001-11-05 | 2006-02-14 | Ibis Technology Corporation | Active wafer cooling during damage engineering implant to enhance buried oxide formation in SIMOX wafers |
TWI276161B (en) * | 2001-12-21 | 2007-03-11 | Memc Electronic Materials | Ideal oxygen precipitating silicon wafers with nitrogen/carbon stabilized oxygen precipitate nucleation centers and process for making the same |
US7201800B2 (en) * | 2001-12-21 | 2007-04-10 | Memc Electronic Materials, Inc. | Process for making silicon wafers with stabilized oxygen precipitate nucleation centers |
US6808781B2 (en) * | 2001-12-21 | 2004-10-26 | Memc Electronic Materials, Inc. | Silicon wafers with stabilized oxygen precipitate nucleation centers and process for making the same |
EP1879224A3 (en) * | 2002-04-10 | 2008-10-29 | MEMC Electronic Materials, Inc. | Process for controlling denuded zone depth in an ideal oxygen precipitating silicon wafer |
CN1324664C (en) * | 2002-04-10 | 2007-07-04 | Memc电子材料有限公司 | Process for controlling denuded zone depth in an ideal oxygen precipitating silicon wafer |
JP2004172391A (en) * | 2002-11-20 | 2004-06-17 | Sumitomo Mitsubishi Silicon Corp | Silicon wafer and method for manufacturing the same |
EP1652230A2 (en) * | 2003-07-29 | 2006-05-03 | S.O.I.Tec Silicon on Insulator Technologies | Method for obtaining a thin high-quality layer by co-implantation and thermal annealing |
DE102004021113B4 (en) * | 2004-04-29 | 2006-04-20 | Siltronic Ag | SOI disk and process for its production |
DE102004041378B4 (en) * | 2004-08-26 | 2010-07-08 | Siltronic Ag | Semiconductor wafer with a layered structure with low warp and bow and process for its production |
JP4720163B2 (en) * | 2004-12-02 | 2011-07-13 | 株式会社Sumco | Manufacturing method of SOI wafer |
FR2881573B1 (en) * | 2005-01-31 | 2008-07-11 | Soitec Silicon On Insulator | METHOD OF TRANSFERRING A THIN LAYER FORMED IN A SUBSTRATE HAVING GAPS AMAS |
US7919815B1 (en) * | 2005-02-24 | 2011-04-05 | Saint-Gobain Ceramics & Plastics, Inc. | Spinel wafers and methods of preparation |
WO2006125069A2 (en) * | 2005-05-19 | 2006-11-23 | Memc Electronic Materials, Inc. | A high resistivity silicon structure and a process for the preparation thereof |
US7422796B2 (en) | 2005-07-19 | 2008-09-09 | E. I. Du Pont De Nemours And Company | Film structures having improved oxygen transmission |
FR2890662B1 (en) * | 2005-09-14 | 2008-09-19 | St Microelectronics Sa | EPITAXY METHOD WITH LOW HEAT BUDGET AND USE THEREOF |
US7485928B2 (en) * | 2005-11-09 | 2009-02-03 | Memc Electronic Materials, Inc. | Arsenic and phosphorus doped silicon wafer substrates having intrinsic gettering |
KR20110042391A (en) * | 2006-03-03 | 2011-04-26 | 고쿠리츠다이가쿠호진 니이가타 다이가쿠 | Quantitative evaluation device and method of atom vacancy existing in silicon wafer |
FR2899380B1 (en) * | 2006-03-31 | 2008-08-29 | Soitec Sa | METHOD FOR REVELATING CRYSTALLINE DEFECTS IN A MASSIVE SUBSTRATE |
US7566951B2 (en) * | 2006-04-21 | 2009-07-28 | Memc Electronic Materials, Inc. | Silicon structures with improved resistance to radiation events |
JP5138678B2 (en) | 2006-05-19 | 2013-02-06 | エムイーエムシー・エレクトロニック・マテリアルズ・インコーポレイテッド | Control of formation of cohesive point defects and oxygen clusters induced from silicon single crystal side surface during CZ growth |
US7575988B2 (en) * | 2006-07-11 | 2009-08-18 | S.O.I.Tec Silicon On Insulator Technologies | Method of fabricating a hybrid substrate |
FR2903808B1 (en) * | 2006-07-11 | 2008-11-28 | Soitec Silicon On Insulator | PROCESS FOR DIRECTLY BONDING TWO SUBSTRATES USED IN ELECTRONIC, OPTICAL OR OPTOELECTRONIC |
FR2903809B1 (en) * | 2006-07-13 | 2008-10-17 | Soitec Silicon On Insulator | THERMAL TREATMENT OF INTERFACE STABILIZATION E COLLAGE. |
US20090004426A1 (en) * | 2007-06-29 | 2009-01-01 | Memc Electronic Materials, Inc. | Suppression of Oxygen Precipitation in Heavily Doped Single Crystal Silicon Substrates |
US20090004458A1 (en) * | 2007-06-29 | 2009-01-01 | Memc Electronic Materials, Inc. | Diffusion Control in Heavily Doped Substrates |
JP5276347B2 (en) * | 2007-07-03 | 2013-08-28 | 国立大学法人 新潟大学 | Quantitative evaluation apparatus for atomic vacancy existing in silicon wafer, method thereof, method for manufacturing silicon wafer, and thin film vibrator |
US7895548B2 (en) | 2007-10-26 | 2011-02-22 | Synopsys, Inc. | Filler cells for design optimization in a place-and-route system |
US20090108408A1 (en) * | 2007-10-29 | 2009-04-30 | Synopsys, Inc. | Method for Trapping Implant Damage in a Semiconductor Substrate |
US9472423B2 (en) | 2007-10-30 | 2016-10-18 | Synopsys, Inc. | Method for suppressing lattice defects in a semiconductor substrate |
US8195884B2 (en) * | 2008-09-18 | 2012-06-05 | International Business Machines Corporation | Network on chip with caching restrictions for pages of computer memory |
US8618554B2 (en) | 2010-11-08 | 2013-12-31 | International Business Machines Corporation | Method to reduce ground-plane poisoning of extremely-thin SOI (ETSOI) layer with thin buried oxide |
WO2012088710A1 (en) * | 2010-12-27 | 2012-07-05 | 上海新傲科技股份有限公司 | Method for preparing semiconductor substrate with insulating buried layer by gettering process |
CN102168314B (en) * | 2011-03-23 | 2012-05-30 | 浙江大学 | Internal gettering process of Czochralski silicon wafer |
FR2977974B1 (en) | 2011-07-13 | 2014-03-07 | Soitec Silicon On Insulator | METHOD FOR MEASURING DEFECTS IN A SILICON SUBSTRATE |
FR2986106B1 (en) * | 2012-01-20 | 2014-08-22 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATES, AND SEMICONDUCTOR SUBSTRATES |
US8853054B2 (en) | 2012-03-06 | 2014-10-07 | Sunedison Semiconductor Limited | Method of manufacturing silicon-on-insulator wafers |
US9029243B2 (en) * | 2012-10-08 | 2015-05-12 | Infineon Technologies Ag | Method for producing a semiconductor device and field-effect semiconductor device |
US9312120B2 (en) * | 2014-08-29 | 2016-04-12 | Infineon Technologies Ag | Method for processing an oxygen containing semiconductor body |
DE102020107236B4 (en) * | 2019-09-30 | 2023-05-04 | Taiwan Semiconductor Manufacturing Co. Ltd. | METHOD OF MAKING A SEMICONDUCTOR ON INSULATOR (SOI) SUBSTRATE |
US11710656B2 (en) | 2019-09-30 | 2023-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming semiconductor-on-insulator (SOI) substrate |
Family Cites Families (98)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS583375B2 (en) | 1979-01-19 | 1983-01-21 | 超エル・エス・アイ技術研究組合 | Manufacturing method of silicon single crystal wafer |
JPS5680139A (en) | 1979-12-05 | 1981-07-01 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Manufacture of semiconductor device |
US4437922A (en) | 1982-03-26 | 1984-03-20 | International Business Machines Corporation | Method for tailoring oxygen precipitate particle density and distribution silicon wafers |
JPS59119822A (en) | 1982-12-27 | 1984-07-11 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS59119842A (en) * | 1982-12-27 | 1984-07-11 | Fujitsu Ltd | Manufacture of semiconductor device |
US4548654A (en) | 1983-06-03 | 1985-10-22 | Motorola, Inc. | Surface denuding of silicon wafer |
US4505759A (en) | 1983-12-19 | 1985-03-19 | Mara William C O | Method for making a conductive silicon substrate by heat treatment of oxygenated and lightly doped silicon single crystals |
JPS61219795A (en) * | 1985-03-25 | 1986-09-30 | Mitsubishi Metal Corp | Silicon single crystal wafer speedy in forming velocity of deposited nucleus and its production |
JPS62105998A (en) | 1985-10-31 | 1987-05-16 | Sony Corp | Production of silicon substrate |
US4868133A (en) | 1988-02-11 | 1989-09-19 | Dns Electronic Materials, Inc. | Semiconductor wafer fabrication with improved control of internal gettering sites using RTA |
US4851358A (en) | 1988-02-11 | 1989-07-25 | Dns Electronic Materials, Inc. | Semiconductor wafer fabrication with improved control of internal gettering sites using rapid thermal annealing |
US4981549A (en) | 1988-02-23 | 1991-01-01 | Mitsubishi Kinzoku Kabushiki Kaisha | Method and apparatus for growing silicon crystals |
US5264189A (en) | 1988-02-23 | 1993-11-23 | Mitsubishi Materials Corporation | Apparatus for growing silicon crystals |
JPH01242500A (en) | 1988-03-25 | 1989-09-27 | Mitsubishi Metal Corp | Production of silicon substrate |
JPH0232535A (en) | 1988-07-21 | 1990-02-02 | Kyushu Electron Metal Co Ltd | Manufacture of silicon substrate for semiconductor device |
US5194395A (en) | 1988-07-28 | 1993-03-16 | Fujitsu Limited | Method of producing a substrate having semiconductor-on-insulator structure with gettering sites |
JPH02180789A (en) | 1989-01-05 | 1990-07-13 | Kawasaki Steel Corp | Production of si single crystal |
JPH039078A (en) | 1989-06-05 | 1991-01-16 | Komatsu Ltd | Cam plate type piston motor |
JP2617798B2 (en) | 1989-09-22 | 1997-06-04 | 三菱電機株式会社 | Stacked semiconductor device and method of manufacturing the same |
JPH03185831A (en) | 1989-12-15 | 1991-08-13 | Komatsu Denshi Kinzoku Kk | Manufacture of semiconductor device |
US5024723A (en) * | 1990-05-07 | 1991-06-18 | Goesele Ulrich M | Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning |
JPH04108682A (en) | 1990-08-30 | 1992-04-09 | Fuji Electric Co Ltd | Device for producing compound semiconductor single crystal and production |
IT1242014B (en) * | 1990-11-15 | 1994-02-02 | Memc Electronic Materials | PROCEDURE FOR THE TREATMENT OF SILICON SLICES TO OBTAIN IN IT CONTROLLED PRECIPITATION PROFILES FOR THE PRODUCTION OF ELECTRONIC COMPONENTS. |
JP2613498B2 (en) | 1991-03-15 | 1997-05-28 | 信越半導体株式会社 | Heat treatment method for Si single crystal wafer |
JP3016897B2 (en) | 1991-03-20 | 2000-03-06 | 信越半導体株式会社 | Method and apparatus for producing silicon single crystal |
JPH04294540A (en) | 1991-03-25 | 1992-10-19 | Nippon Steel Corp | Manufacture of semiconductor device |
JP2758093B2 (en) * | 1991-10-07 | 1998-05-25 | 信越半導体株式会社 | Manufacturing method of semiconductor wafer |
JP2726583B2 (en) | 1991-11-18 | 1998-03-11 | 三菱マテリアルシリコン株式会社 | Semiconductor substrate |
JPH05155700A (en) | 1991-12-04 | 1993-06-22 | Nippon Steel Corp | Production of gettering wafer having lamination defect generating nuclei and silicon wafer produced by the method |
US5296047A (en) | 1992-01-28 | 1994-03-22 | Hewlett-Packard Co. | Epitaxial silicon starting material |
JPH0684925A (en) | 1992-07-17 | 1994-03-25 | Toshiba Corp | Semiconductor substrate and its treatment |
DE4490103T1 (en) | 1993-01-06 | 1997-07-24 | Nippon Steel Corp | Method and device for predetermining the crystal quality of a semiconductor single crystal |
KR0139730B1 (en) | 1993-02-23 | 1998-06-01 | 사또오 후미오 | Semiconductor substrate and its manufacture |
US5401669A (en) | 1993-05-13 | 1995-03-28 | Memc Electronic Materials, Spa | Process for the preparation of silicon wafers having controlled distribution of oxygen precipitate nucleation centers |
US5659192A (en) | 1993-06-30 | 1997-08-19 | Honeywell Inc. | SOI substrate fabrication |
JPH0786289A (en) | 1993-07-22 | 1995-03-31 | Toshiba Corp | Semiconductor silicon wafer and its manufacture |
JPH07106512A (en) * | 1993-10-04 | 1995-04-21 | Sharp Corp | Simox processing method based on molecule ion implantation |
DE4414947C2 (en) | 1993-12-16 | 1998-12-17 | Wacker Siltronic Halbleitermat | Method of pulling a single crystal from silicon |
IT1280041B1 (en) | 1993-12-16 | 1997-12-29 | Wacker Chemitronic | PROCEDURE FOR DRAWING A SILICON MONOCRYSTAL |
JP2725586B2 (en) | 1993-12-30 | 1998-03-11 | 日本電気株式会社 | Method for manufacturing silicon substrate |
US5445975A (en) | 1994-03-07 | 1995-08-29 | Advanced Micro Devices, Inc. | Semiconductor wafer with enhanced pre-process denudation and process-induced gettering |
JP2895743B2 (en) | 1994-03-25 | 1999-05-24 | 信越半導体株式会社 | Method for manufacturing SOI substrate |
US5474020A (en) | 1994-05-06 | 1995-12-12 | Texas Instruments Incorporated | Oxygen precipitation control in czochralski-grown silicon cyrstals |
JPH07321120A (en) | 1994-05-25 | 1995-12-08 | Komatsu Electron Metals Co Ltd | Heat treatment of silicon wafer |
JP3458342B2 (en) | 1994-06-03 | 2003-10-20 | コマツ電子金属株式会社 | Silicon wafer manufacturing method and silicon wafer |
JPH0845944A (en) | 1994-07-29 | 1996-02-16 | Sumitomo Sitix Corp | Manufacture of silicon wafer |
JP2874834B2 (en) | 1994-07-29 | 1999-03-24 | 三菱マテリアル株式会社 | Intrinsic gettering method for silicon wafer |
JPH0845947A (en) | 1994-08-03 | 1996-02-16 | Nippon Steel Corp | Thermal treatment method of silicon substrate |
JP3285111B2 (en) | 1994-12-05 | 2002-05-27 | 信越半導体株式会社 | Method for producing silicon single crystal with few crystal defects |
US5611855A (en) | 1995-01-31 | 1997-03-18 | Seh America, Inc. | Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth |
US5487355A (en) * | 1995-03-03 | 1996-01-30 | Motorola, Inc. | Semiconductor crystal growth method |
US5788763A (en) | 1995-03-09 | 1998-08-04 | Toshiba Ceramics Co., Ltd. | Manufacturing method of a silicon wafer having a controlled BMD concentration |
US5593494A (en) | 1995-03-14 | 1997-01-14 | Memc Electronic Materials, Inc. | Precision controlled precipitation of oxygen in silicon |
US5494849A (en) * | 1995-03-23 | 1996-02-27 | Si Bond L.L.C. | Single-etch stop process for the manufacture of silicon-on-insulator substrates |
JP2826589B2 (en) | 1995-03-30 | 1998-11-18 | 住友シチックス株式会社 | Single crystal silicon growing method |
JPH08293589A (en) * | 1995-04-21 | 1996-11-05 | Hitachi Ltd | Semiconductor substrate and semiconductor device |
JP3085146B2 (en) | 1995-05-31 | 2000-09-04 | 住友金属工業株式会社 | Silicon single crystal wafer and method of manufacturing the same |
JPH08337490A (en) | 1995-06-09 | 1996-12-24 | Shin Etsu Handotai Co Ltd | Silicon single crystal almost free from crystal defect and its production |
JP3006669B2 (en) | 1995-06-20 | 2000-02-07 | 信越半導体株式会社 | Method and apparatus for producing silicon single crystal having uniform crystal defects |
JPH0964319A (en) * | 1995-08-28 | 1997-03-07 | Toshiba Corp | Soi substrate and its manufacture |
JPH0982726A (en) * | 1995-09-12 | 1997-03-28 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
JP3381816B2 (en) | 1996-01-17 | 2003-03-04 | 三菱住友シリコン株式会社 | Semiconductor substrate manufacturing method |
JP4020987B2 (en) | 1996-01-19 | 2007-12-12 | 信越半導体株式会社 | Silicon single crystal having no crystal defects around the wafer and its manufacturing method |
DE19613282A1 (en) | 1996-04-03 | 1997-10-09 | Leybold Ag | Device for pulling single crystals |
JPH09326396A (en) * | 1996-06-04 | 1997-12-16 | Hitachi Ltd | Semiconductor integrated circuit device and its manufacture |
US5779791A (en) * | 1996-08-08 | 1998-07-14 | Memc Electronic Materials, Inc. | Process for controlling thermal history of Czochralski-grown silicon |
JPH1084101A (en) * | 1996-09-06 | 1998-03-31 | Shin Etsu Handotai Co Ltd | Manufacture of soi substrate and soi substrate |
JPH10152395A (en) | 1996-11-21 | 1998-06-09 | Komatsu Electron Metals Co Ltd | Production of silicon single crystal |
KR100240023B1 (en) | 1996-11-29 | 2000-01-15 | 윤종용 | Method of annealing semiconductor wafer and semiconductor wafer using the same |
WO1998025299A1 (en) | 1996-12-03 | 1998-06-11 | Sumitomo Metal Industries., Ltd. | Method for manufacturing semiconductor silicon epitaxial wafer and semiconductor device |
JPH10223497A (en) * | 1997-01-31 | 1998-08-21 | Shin Etsu Handotai Co Ltd | Manufacture of laminated substrate |
SG64470A1 (en) | 1997-02-13 | 1999-04-27 | Samsung Electronics Co Ltd | Methods of manufacturing monocrystalline silicon ingots and wafers by controlling pull rate profiles in a hot zone furnace and ingots and wafers manufactured thereby |
US6045610A (en) | 1997-02-13 | 2000-04-04 | Samsung Electronics Co., Ltd. | Methods of manufacturing monocrystalline silicon ingots and wafers by controlling pull rate profiles in a hot zone furnance |
US6503594B2 (en) * | 1997-02-13 | 2003-01-07 | Samsung Electronics Co., Ltd. | Silicon wafers having controlled distribution of defects and slip |
US5994761A (en) * | 1997-02-26 | 1999-11-30 | Memc Electronic Materials Spa | Ideal oxygen precipitating silicon wafers and oxygen out-diffusion-less process therefor |
US6379642B1 (en) * | 1997-04-09 | 2002-04-30 | Memc Electronic Materials, Inc. | Vacancy dominated, defect-free silicon |
TW577939B (en) * | 1997-04-09 | 2004-03-01 | Memc Electronic Materials | A process for growing a single crystal silicon ingot |
EP0973962B1 (en) * | 1997-04-09 | 2002-07-03 | MEMC Electronic Materials, Inc. | Low defect density, ideal oxygen precipitating silicon |
JPH1126390A (en) | 1997-07-07 | 1999-01-29 | Kobe Steel Ltd | Method for preventing generation of defect |
JPH1179889A (en) | 1997-07-09 | 1999-03-23 | Shin Etsu Handotai Co Ltd | Production of and production unit for silicon single crystal with few crystal defect, and silicon single crystal and silicon wafer produced thereby |
JP3144631B2 (en) | 1997-08-08 | 2001-03-12 | 住友金属工業株式会社 | Heat treatment method for silicon semiconductor substrate |
TW429478B (en) | 1997-08-29 | 2001-04-11 | Toshiba Corp | Semiconductor device and method for manufacturing the same |
JP3346249B2 (en) | 1997-10-30 | 2002-11-18 | 信越半導体株式会社 | Heat treatment method for silicon wafer and silicon wafer |
JP2998724B2 (en) * | 1997-11-10 | 2000-01-11 | 日本電気株式会社 | Manufacturing method of bonded SOI substrate |
JPH11150119A (en) | 1997-11-14 | 1999-06-02 | Sumitomo Sitix Corp | Method and device for heat-treating silicon semiconductor substance |
JP3596257B2 (en) | 1997-11-19 | 2004-12-02 | 三菱住友シリコン株式会社 | Manufacturing method of silicon single crystal wafer |
JP3634133B2 (en) | 1997-12-17 | 2005-03-30 | 信越半導体株式会社 | Method for producing silicon single crystal with few crystal defects and silicon single crystal wafer |
JP4147599B2 (en) | 1997-12-26 | 2008-09-10 | 株式会社Sumco | Silicon single crystal and manufacturing method thereof |
JP3627498B2 (en) | 1998-01-19 | 2005-03-09 | 信越半導体株式会社 | Method for producing silicon single crystal |
JP3955375B2 (en) | 1998-01-19 | 2007-08-08 | 信越半導体株式会社 | Silicon single crystal manufacturing method and silicon single crystal wafer |
US6077343A (en) | 1998-06-04 | 2000-06-20 | Shin-Etsu Handotai Co., Ltd. | Silicon single crystal wafer having few defects wherein nitrogen is doped and a method for producing it |
KR100498943B1 (en) * | 1998-08-05 | 2005-07-04 | 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 | Non-uniform minority carrier lifetime distributions in high performance silicon power devices |
DE69928434T2 (en) * | 1998-09-02 | 2006-07-27 | Memc Electronic Materials, Inc. | HEAT-TREATED SILICON PLATES WITH IMPROVED OWN BOARDING |
US6336968B1 (en) * | 1998-09-02 | 2002-01-08 | Memc Electronic Materials, Inc. | Non-oxygen precipitating czochralski silicon wafers |
WO2000013211A2 (en) * | 1998-09-02 | 2000-03-09 | Memc Electronic Materials, Inc. | Silicon on insulator structure from low defect density single crystal silicon |
JP3904832B2 (en) * | 1998-10-14 | 2007-04-11 | エムイーエムシー・エレクトロニック・マテリアルズ・インコーポレイテッド | Epitaxial silicon wafer substantially free of defects for introducing crystal growth |
DE10006589A1 (en) * | 1999-05-26 | 2000-12-07 | Samsung Electronics Co Ltd | Heat shield, for a Czochralski single crystal silicon ingot growth apparatus, comprises an internally insulated annular housing with a sloping bottom held within the crucible by a support element |
WO2002059400A2 (en) * | 2001-01-26 | 2002-08-01 | Memc Electronic Materials, Inc. | Low defect density silicon substantially free of oxidation induced stacking faults having a vacancy-dominated core |
-
1999
- 1999-08-31 WO PCT/US1999/019958 patent/WO2000013211A2/en active IP Right Grant
- 1999-08-31 KR KR1020017002717A patent/KR100581305B1/en not_active IP Right Cessation
- 1999-08-31 CN CNB998117099A patent/CN1155074C/en not_active Expired - Fee Related
- 1999-08-31 US US09/387,288 patent/US6236104B1/en not_active Expired - Lifetime
- 1999-08-31 JP JP2000568105A patent/JP2002524845A/en active Pending
- 1999-08-31 EP EP99944028A patent/EP1114454A2/en not_active Withdrawn
- 1999-10-20 TW TW088115127A patent/TW436861B/en not_active IP Right Cessation
-
2000
- 2000-12-15 US US09/737,715 patent/US6342725B2/en not_active Expired - Lifetime
-
2002
- 2002-01-03 US US10/038,084 patent/US6849901B2/en not_active Expired - Lifetime
-
2004
- 2004-10-12 US US10/963,137 patent/US20050130394A1/en not_active Abandoned
-
2007
- 2007-08-03 US US11/833,730 patent/US20080020168A1/en not_active Abandoned
-
2009
- 2009-02-04 JP JP2009023974A patent/JP5753649B2/en not_active Expired - Fee Related
-
2014
- 2014-02-28 JP JP2014038170A patent/JP5995888B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US6342725B2 (en) | 2002-01-29 |
KR100581305B1 (en) | 2006-05-22 |
CN1321336A (en) | 2001-11-07 |
US6849901B2 (en) | 2005-02-01 |
JP2002524845A (en) | 2002-08-06 |
EP1114454A2 (en) | 2001-07-11 |
US20080020168A1 (en) | 2008-01-24 |
CN1155074C (en) | 2004-06-23 |
JP2014135498A (en) | 2014-07-24 |
US20010030348A1 (en) | 2001-10-18 |
TW436861B (en) | 2001-05-28 |
US6236104B1 (en) | 2001-05-22 |
US20020113265A1 (en) | 2002-08-22 |
WO2000013211A2 (en) | 2000-03-09 |
KR20010085752A (en) | 2001-09-07 |
JP5995888B2 (en) | 2016-09-21 |
JP2009147357A (en) | 2009-07-02 |
US20050130394A1 (en) | 2005-06-16 |
WO2000013211A3 (en) | 2000-09-08 |
JP5753649B2 (en) | 2015-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6342725B2 (en) | Silicon on insulator structure having a low defect density handler wafer and process for the preparation thereof | |
US6896728B2 (en) | Process for producing low defect density, ideal oxygen precipitating silicon | |
US7071080B2 (en) | Process for producing silicon on insulator structure having intrinsic gettering by ion implantation | |
US6743289B2 (en) | Thermal annealing process for producing low defect density single crystal silicon | |
WO2000013209A2 (en) | Thermally annealed silicon wafers having improved intrinsic gettering | |
EP1713121A2 (en) | Silicon on insulator structure from low defect density single crystal silicon | |
EP1710830A2 (en) | Silicon on insulator structure having intrinsic gettering |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 99811709.9 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CN JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: C2 Designated state(s): CN JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1/35-35/35, DRAWINGS, REPLACED BY NEW PAGES 1/35-35/35; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |
|
AK | Designated states |
Kind code of ref document: A3 Designated state(s): CN JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1999944028 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2000 568105 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020017002717 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1999944028 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020017002717 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020017002717 Country of ref document: KR |