WO2000051174A1 - A method of processing a polymer layer - Google Patents
A method of processing a polymer layer Download PDFInfo
- Publication number
- WO2000051174A1 WO2000051174A1 PCT/GB2000/000671 GB0000671W WO0051174A1 WO 2000051174 A1 WO2000051174 A1 WO 2000051174A1 GB 0000671 W GB0000671 W GB 0000671W WO 0051174 A1 WO0051174 A1 WO 0051174A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- plasma
- power source
- hydrogen
- heating
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/401—Oxides containing silicon
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
- H01L21/31612—Deposition of SiO2 on a silicon body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76828—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76882—Reflowing or applying of pressure to better fill the contact hole
Definitions
- a Method of Processing a Polymer Layer This invention relates to a method of processing a polymer layer, such as a short chain polymer layer, including Si-C bonds and in particular for processing low dielectric constant films of the type, for example, that are used as insulating layers on semiconductor wafers.
- the dielectric material forms or is deposited upon the wafer as a short chain polymer that is further polymerised and hardened by heating to between 400° and 500°C, typically in a nitrogen atmosphere of between 30 mTorr and 20 Torr and more generally in the absence of oxygen at any convenient pressure.
- the present invention consists in a method of processing a polymer layer including Si-C bonds including the steps of heating the layer to desorb moisture and harden the layer and exposing the layer to a plasma during the heating process .
- the heating further polymerising the layer.
- the plasma is a hydrogen plasma, but it is believed that a plasma based on oxygen getters may be particularly appropriate. It is preferred that the plasma is present throughout the heating stage.
- the plasma may be maintained by the wafer support RF driven electrode on which the layer is supported e.g. indirectly on a semiconductor wafer reactor electrode (sometimes known as Reactive Ion Etch (RIE) mode even if no etching occurs) ; by a capacitively coupled RF electrode spaced from the wafer (often referred to as a "diode configuration" ; or by an inductively coupled arrangement (typically known as inductively coupled plasma (ICP) ) .
- ICP inductively coupled plasma
- the power supplied to the plasma may be of the order of between 400 and 750 watts the RF power required depending in part at what temperature the treatment of the layer takes place.
- the wafer will be supported on a platen heated to a temperature of the order of between 350°C and 500°C.
- the plasma is a hydrogen plasma
- the heating step lasts for substantially 3 minutes .
- the dielectric constant of the processed layer is preferably below 3.
- the layer may typically be an insulating layer on the semiconductor wafer.
- Figure 1 is a micrograph taken by an optical microscope of the edge of a wafer showing cracking of the layer after exposure to atmosphere, the layer having been processed in the prior art manner
- Figure 2 is a graph demonstrating the thickness profile of a low k film
- Figure 3 illustrates k values resulting from various experiments .
- Figure 4 is an equivalent graph for further process conditions
- Figure 5 shows Fourier Transform Infra Red (FTIR) data gathered from a central sample
- Figure 6 shows FTIR data for a sample prepared in accordance with an embodiment of the invention
- Figure 7 and 8 plot dielectric constant against plasma heating time at various temperatures and generally correspond with Figure 4;
- Figures 9 to 12 illustrate the effect of strip process on k-value; and Figure 13 indicates k value stability.
- the thus deposited short-chain polymer layer was then subjected to the standard heat treatment, but this time with a coincident plasma.
- Various plasma treatments including hydrogen, argon, nitrogen, nitrous oxide and oxygen were run. Some benefit on cracking was observed which encouraged further experiments combining higher temperatures of heat treatment with various configurations of applied plasma power .
- these plasma modes comprise the following:
- the preferred process was run at 350°C or 400°C for three minutes.
- Argon was also used but hydrogen was preferred.
- Hydrogen produced DC bias levels of 475V against 260V with argon.
- Figure 4 shows a further experiment using RIE modes of treatment mainly for hydrogen plasmas but with variations in the time and temperature combinations.
- the third pair of points from the right were obtained with an argon plasma.
- the controls were prepared as before.
- the measurement bars for the k values indicate that obtained shortly after treatment and that obtained 48 hours after the treatment .
- Figure 5 shows FTIR data gathered with the control process whilst Figure 6 shows similar data from a hydrogen plasma diode mode.
- the heat only proves results in a final wafer temperature of approximately 460°C the wafer temperature of the hydrogen plasma treated wafer is not definitely known but must be greater than 375°C as this is the wafer temperature achieved without plasma (all other process conditions remaining the same) .
- the hydrogen plasma treatment may result in a different wafer temperature to that of the prior art process of the control and thus affects the layer treatment. It is also believed that the plasma acts upon the layer not simply as a heat source. There are obvious differences resulting from the hydrogen plasma treatment.
- Figure 6 shows reduced C-H, Si-H, Si-CH 3 and Si-0(Si 2 0 3 ) peaks . From previous experience the Applicants would have expected that such a variation would have yielded higher k values however the k values of the two examples shown are 2.84 and 2.77 respectively.
- the following table shows the results of the k values and cracking distances for diode mode plasma treatment as set out above .
- SUBSTTTU use in semiconductor manufacture.
- the process is thus of value not simply to avoid the cracking of thick (greater than 7000-A) polymer layers containing Si-C bonds.
- (buffered oxide etch) at 20°C are typically similar to or less than that of thermal oxide i.e. around 550 A/min.
- the untreated films etch at over 10,000 A/min.
- wet etch rate is generally used as an indication of merit for silicon dioxide layers where thermal oxide is considered to be of high quality.
- the hydrogen plasma is effective at reducing k values even as a surface treatment perhaps by reducing the likelihood of water re-absorption whilst the applied heat may be a bulk effect performing the bulk moisture desorption from the as-deposited layer.
- the hydrogen plasma clearly changes the bonding composition as evidenced by the FTIR data yielding an as-treated layer that etches slower and providing a treated layer that protects the underlying part of the layer from subsequent plasma etch processes and presumably water re-absorption.
- the hydrogen plasma is effective on a heated layer at improving at least a surface of that layer to the benefit of the whole layer, the improvement being an improvement in the layers usefulness as a low k dielectric in a semiconductor device.
- the hydrogen plasma treatment is thus shown to provide an effective barrier to a subsequent oxygen-based plasma process.
- the improvement in the surface layer of the low k dielectrics such that its wet etch rate equates to that of a thermal oxide may be particularly advantageous in connection with chemical mechanical polishing.
- the mechanical/chemical abrasion of low k dielectrics of the nano-porous and/or carbon containing kind presents a problem as they are typically of low density and have poor mechanical strength. Attempts to chemical mechanical polish such layers tends to cause dishing of the dielectric between the areas of metalisation. This should be less apparent with low k films which have been treated according to the invention.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000601683A JP2002538604A (en) | 1999-02-26 | 2000-02-24 | Processing method of polymer layer |
GB0115769A GB2361809B (en) | 1999-02-26 | 2000-02-24 | A method of processing a polymer layer |
DE10083897T DE10083897T1 (en) | 1999-02-26 | 2000-02-24 | Process for processing a polymer layer |
AU28140/00A AU2814000A (en) | 1999-02-26 | 2000-02-24 | A method of processing a polymer layer |
US10/638,424 US6846757B2 (en) | 1999-02-26 | 2003-08-12 | Dielectric layer for a semiconductor device and method of producing the same |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB9904427.3A GB9904427D0 (en) | 1999-02-26 | 1999-02-26 | Method treating an insulating layer |
GBGB9922801.7A GB9922801D0 (en) | 1999-09-28 | 1999-09-28 | A method of processing a polymer layer |
GB0000780A GB0000780D0 (en) | 2000-01-14 | 2000-01-14 | A method of processing a polymer layer |
GB9904427.3 | 2000-01-14 | ||
GB0000780.7 | 2000-01-14 | ||
GB9922801.7 | 2000-01-14 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09914204 A-371-Of-International | 2000-02-24 | ||
US09/942,933 Continuation-In-Part US6653247B2 (en) | 1999-02-26 | 2001-08-31 | Dielectric layer for a semiconductor device and method of producing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000051174A1 true WO2000051174A1 (en) | 2000-08-31 |
Family
ID=27255468
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2000/000671 WO2000051174A1 (en) | 1999-02-26 | 2000-02-24 | A method of processing a polymer layer |
Country Status (6)
Country | Link |
---|---|
US (2) | US6653247B2 (en) |
JP (1) | JP2002538604A (en) |
AU (1) | AU2814000A (en) |
DE (1) | DE10083897T1 (en) |
GB (1) | GB2361809B (en) |
WO (1) | WO2000051174A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1172845A2 (en) * | 2000-07-14 | 2002-01-16 | Applied Materials, Inc. | Method for treating dielectric layers with low dielectric constant to reduce oxygen diffusion |
WO2003009341A2 (en) * | 2001-07-19 | 2003-01-30 | Trikon Holdings Limited | Damascene structure with integral etch stop layer |
DE10146146A1 (en) * | 2001-09-19 | 2003-04-10 | Infineon Technologies Ag | Process for electrical insulation of adjacent metallic conductor tracks and memory cell array with mutually insulated metallic conductor tracks |
US6653247B2 (en) | 1999-02-26 | 2003-11-25 | Trikon Holdings Limited | Dielectric layer for a semiconductor device and method of producing the same |
US7301947B2 (en) | 2001-06-27 | 2007-11-27 | Nokia Corporation | Transmission of compression identifier of headers on data packet connection |
US7309662B1 (en) | 1999-06-26 | 2007-12-18 | Aviza Europe Limited | Method and apparatus for forming a film on a substrate |
US7662728B2 (en) | 2003-11-11 | 2010-02-16 | Tokyo Electron Limited | Substrate processing method |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6274292B1 (en) * | 1998-02-25 | 2001-08-14 | Micron Technology, Inc. | Semiconductor processing methods |
US7804115B2 (en) | 1998-02-25 | 2010-09-28 | Micron Technology, Inc. | Semiconductor constructions having antireflective portions |
US7067414B1 (en) * | 1999-09-01 | 2006-06-27 | Micron Technology, Inc. | Low k interlevel dielectric layer fabrication methods |
US7247252B2 (en) * | 2002-06-20 | 2007-07-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of avoiding plasma arcing during RIE etching |
US6642139B1 (en) * | 2002-06-28 | 2003-11-04 | Macronix International Co., Ltd. | Method for forming interconnection structure in an integration circuit |
EP1609175A1 (en) * | 2003-03-31 | 2005-12-28 | Tokyo Electron Limited | Method and apparatus for multilayer photoresist dry development |
US8048325B2 (en) | 2003-03-31 | 2011-11-01 | Tokyo Electron Limited | Method and apparatus for multilayer photoresist dry development |
CN100341121C (en) * | 2003-09-10 | 2007-10-03 | 台湾积体电路制造股份有限公司 | Modifying method for dielectric layer, modified dielectric layer and uses in mosaic metal process |
US7582555B1 (en) | 2005-12-29 | 2009-09-01 | Novellus Systems, Inc. | CVD flowable gap fill |
US7524735B1 (en) | 2004-03-25 | 2009-04-28 | Novellus Systems, Inc | Flowable film dielectric gap fill process |
US9257302B1 (en) | 2004-03-25 | 2016-02-09 | Novellus Systems, Inc. | CVD flowable gap fill |
TW200631095A (en) * | 2005-01-27 | 2006-09-01 | Koninkl Philips Electronics Nv | A method of manufacturing a semiconductor device |
US7202564B2 (en) * | 2005-02-16 | 2007-04-10 | International Business Machines Corporation | Advanced low dielectric constant organosilicon plasma chemical vapor deposition films |
JP4837370B2 (en) | 2005-12-05 | 2011-12-14 | 東京エレクトロン株式会社 | Deposition method |
KR100933374B1 (en) * | 2006-01-13 | 2009-12-22 | 도쿄엘렉트론가부시키가이샤 | Method for film formation of porous membrane and computer readable recording medium |
US9245739B2 (en) | 2006-11-01 | 2016-01-26 | Lam Research Corporation | Low-K oxide deposition by hydrolysis and condensation |
US7888273B1 (en) | 2006-11-01 | 2011-02-15 | Novellus Systems, Inc. | Density gradient-free gap fill |
US8557712B1 (en) | 2008-12-15 | 2013-10-15 | Novellus Systems, Inc. | PECVD flowable dielectric gap fill |
US8278224B1 (en) | 2009-09-24 | 2012-10-02 | Novellus Systems, Inc. | Flowable oxide deposition using rapid delivery of process gases |
US8728958B2 (en) | 2009-12-09 | 2014-05-20 | Novellus Systems, Inc. | Gap fill integration |
US8685867B1 (en) | 2010-12-09 | 2014-04-01 | Novellus Systems, Inc. | Premetal dielectric integration process |
US9719169B2 (en) | 2010-12-20 | 2017-08-01 | Novellus Systems, Inc. | System and apparatus for flowable deposition in semiconductor fabrication |
US8846536B2 (en) | 2012-03-05 | 2014-09-30 | Novellus Systems, Inc. | Flowable oxide film with tunable wet etch rate |
US9847222B2 (en) | 2013-10-25 | 2017-12-19 | Lam Research Corporation | Treatment for flowable dielectric deposition on substrate surfaces |
US10049921B2 (en) | 2014-08-20 | 2018-08-14 | Lam Research Corporation | Method for selectively sealing ultra low-k porous dielectric layer using flowable dielectric film formed from vapor phase dielectric precursor |
US10388546B2 (en) | 2015-11-16 | 2019-08-20 | Lam Research Corporation | Apparatus for UV flowable dielectric |
US9916977B2 (en) | 2015-11-16 | 2018-03-13 | Lam Research Corporation | Low k dielectric deposition via UV driven photopolymerization |
WO2020066669A1 (en) * | 2018-09-27 | 2020-04-02 | Jsr株式会社 | Method for processing semiconductor substrate |
KR20200061186A (en) * | 2018-11-23 | 2020-06-02 | 솔브레인 주식회사 | Polishing composition and polishing method using the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0519079A1 (en) * | 1991-01-08 | 1992-12-23 | Fujitsu Limited | Process for forming silicon oxide film |
US5270267A (en) * | 1989-05-31 | 1993-12-14 | Mitel Corporation | Curing and passivation of spin on glasses by a plasma process wherein an external polarization field is applied to the substrate |
EP0761841A1 (en) * | 1995-08-18 | 1997-03-12 | Canon Sales Co., Inc. | Method for forming film |
DE19654737A1 (en) * | 1995-12-28 | 1997-07-03 | Toshiba Kawasaki Kk | Semiconductor device for LSI devices |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3223040A (en) | 1962-04-09 | 1965-12-14 | Stewart Warner Corp | Two component pumping and proportioning system |
US4096315A (en) | 1976-12-15 | 1978-06-20 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Process for producing a well-adhered durable optical coating on an optical plastic substrate |
DE2900200A1 (en) | 1979-01-04 | 1980-07-17 | Bosch Gmbh Robert | MEASURING PROBE WITH PROTECTIVE LAYER AND METHOD FOR PRODUCING A PROTECTIVE LAYER ON A MEASURING PROBE |
US4793524A (en) | 1981-04-30 | 1988-12-27 | American Monitor Corporation | Integrated reagent container and metered dispenser means |
JPS5884826A (en) | 1981-11-16 | 1983-05-21 | Agency Of Ind Science & Technol | Preparation of antistatic molded synthetic resin article |
IT1213158B (en) | 1984-04-20 | 1989-12-14 | Ates Componenti Elettron | IGNITION CONTROL CIRCUIT FOR AUDIO AMPLIFIER. |
US4822632A (en) | 1985-05-16 | 1989-04-18 | Becton, Dickinson And Company | Ionizing plasma lubricant method |
KR870000750A (en) | 1985-06-14 | 1987-02-20 | 이마드 마하윌리 | How to chemically vapor coat a silicon dioxide film |
DE3624467A1 (en) | 1986-07-19 | 1988-01-28 | Leybold Heraeus Gmbh & Co Kg | METHOD FOR PRODUCING TRANSPARENT PROTECTIVE LAYERS FROM SILICON COMPOUNDS |
JP2632879B2 (en) | 1987-11-17 | 1997-07-23 | 東京応化工業株式会社 | Method of forming silicone coating |
US4885001A (en) | 1988-06-03 | 1989-12-05 | Cobe Laboratories, Inc. | Pump with plural flow lines |
US5098741A (en) | 1990-06-08 | 1992-03-24 | Lam Research Corporation | Method and system for delivering liquid reagents to processing vessels |
JP2876545B2 (en) | 1990-10-24 | 1999-03-31 | キヤノン株式会社 | Light receiving member |
US5095938A (en) | 1990-12-21 | 1992-03-17 | Millipore Corporation | Injector for fluid delivery system |
JPH0793296B1 (en) * | 1991-01-08 | 1995-10-09 | Fujitsu Kk | |
US5195655A (en) | 1991-05-24 | 1993-03-23 | Motorola, Inc. | Integrated fluid dispense apparatus to reduce contamination |
US5371828A (en) | 1991-08-28 | 1994-12-06 | Mks Instruments, Inc. | System for delivering and vaporizing liquid at a continuous and constant volumetric rate and pressure |
DE4202561A1 (en) | 1992-01-30 | 1993-08-05 | Boehringer Mannheim Gmbh | DEVICE FOR DELIVERING AN ANALYZING LIQUID |
CA2137928C (en) | 1992-07-04 | 2002-01-29 | Christopher David Dobson | A method of treating a semiconductor wafer |
US5534069A (en) | 1992-07-23 | 1996-07-09 | Canon Kabushiki Kaisha | Method of treating active material |
US5641559A (en) | 1992-10-23 | 1997-06-24 | Toyo Seikan Kaisha, Ltd. | Gas-tight laminated plastic film containing polymer of organosilicic compound |
JP2684942B2 (en) | 1992-11-30 | 1997-12-03 | 日本電気株式会社 | Chemical vapor deposition method, chemical vapor deposition apparatus, and method for manufacturing multilayer wiring |
GB2280169B (en) | 1993-07-13 | 1996-10-16 | Bayer Ag | Device for transferring and metering a flowable agricultural chemical from a reusable container into a tank |
US5433786A (en) | 1993-08-27 | 1995-07-18 | The Dow Chemical Company | Apparatus for plasma enhanced chemical vapor deposition comprising shower head electrode with magnet disposed therein |
JP3418458B2 (en) * | 1993-08-31 | 2003-06-23 | 富士通株式会社 | Method for manufacturing semiconductor device |
US5504042A (en) * | 1994-06-23 | 1996-04-02 | Texas Instruments Incorporated | Porous dielectric material with improved pore surface properties for electronics applications |
JP3281209B2 (en) | 1995-01-30 | 2002-05-13 | 株式会社東芝 | Method for manufacturing semiconductor device |
US5620524A (en) | 1995-02-27 | 1997-04-15 | Fan; Chiko | Apparatus for fluid delivery in chemical vapor deposition systems |
AUPN182995A0 (en) | 1995-03-20 | 1995-04-13 | Allstate Technology Pty Ltd | Dispenser |
FR2734402B1 (en) | 1995-05-15 | 1997-07-18 | Brouquet Pierre | PROCESS FOR ELECTRICAL ISOLATION IN MICROELECTRONICS, APPLICABLE TO NARROW CAVITIES, BY DEPOSITION OF OXIDE IN THE VISCOUS STATE AND CORRESPONDING DEVICE |
JP3601153B2 (en) | 1995-12-27 | 2004-12-15 | 東京エレクトロン株式会社 | Cleaning method for processing gas supply device |
KR100440233B1 (en) | 1996-08-24 | 2004-07-15 | 트리콘 이큅먼츠 리미티드 | Method and apparatus for depositing a planarized dielectric layer on a semiconductor substrate |
US5989998A (en) | 1996-08-29 | 1999-11-23 | Matsushita Electric Industrial Co., Ltd. | Method of forming interlayer insulating film |
US5876503A (en) | 1996-11-27 | 1999-03-02 | Advanced Technology Materials, Inc. | Multiple vaporizer reagent supply system for chemical vapor deposition utilizing dissimilar precursor compositions |
JP3183845B2 (en) * | 1997-03-21 | 2001-07-09 | 財団法人ファインセラミックスセンター | Method for producing carbon nanotube and carbon nanotube film |
US6179277B1 (en) | 1998-02-27 | 2001-01-30 | Applied Materials, Inc. | Liquid vaporizer systems and methods for their use |
US6962727B2 (en) * | 1998-03-20 | 2005-11-08 | Honeywell International Inc. | Organosiloxanes |
JP4119542B2 (en) * | 1998-09-29 | 2008-07-16 | 松下電器産業株式会社 | Method for manufacturing semiconductor device and method for forming insulating film |
US6713234B2 (en) * | 1999-02-18 | 2004-03-30 | Micron Technology, Inc. | Fabrication of semiconductor devices using anti-reflective coatings |
AU2814000A (en) | 1999-02-26 | 2000-09-14 | Trikon Holdings Limited | A method of processing a polymer layer |
GB2355992B (en) | 1999-06-26 | 2004-06-02 | Trikon Holdings Ltd | Method and apparatus for forming a film on a substrate |
-
2000
- 2000-02-24 AU AU28140/00A patent/AU2814000A/en not_active Abandoned
- 2000-02-24 WO PCT/GB2000/000671 patent/WO2000051174A1/en active Application Filing
- 2000-02-24 JP JP2000601683A patent/JP2002538604A/en active Pending
- 2000-02-24 DE DE10083897T patent/DE10083897T1/en not_active Ceased
- 2000-02-24 GB GB0115769A patent/GB2361809B/en not_active Expired - Fee Related
-
2001
- 2001-08-31 US US09/942,933 patent/US6653247B2/en not_active Expired - Lifetime
-
2003
- 2003-08-12 US US10/638,424 patent/US6846757B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5270267A (en) * | 1989-05-31 | 1993-12-14 | Mitel Corporation | Curing and passivation of spin on glasses by a plasma process wherein an external polarization field is applied to the substrate |
EP0519079A1 (en) * | 1991-01-08 | 1992-12-23 | Fujitsu Limited | Process for forming silicon oxide film |
EP0761841A1 (en) * | 1995-08-18 | 1997-03-12 | Canon Sales Co., Inc. | Method for forming film |
DE19654737A1 (en) * | 1995-12-28 | 1997-07-03 | Toshiba Kawasaki Kk | Semiconductor device for LSI devices |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6846757B2 (en) | 1999-02-26 | 2005-01-25 | Trikon Holdings Limited | Dielectric layer for a semiconductor device and method of producing the same |
US6653247B2 (en) | 1999-02-26 | 2003-11-25 | Trikon Holdings Limited | Dielectric layer for a semiconductor device and method of producing the same |
US7309662B1 (en) | 1999-06-26 | 2007-12-18 | Aviza Europe Limited | Method and apparatus for forming a film on a substrate |
EP1172845A3 (en) * | 2000-07-14 | 2009-09-30 | Applied Materials, Inc. | Method for treating dielectric layers with low dielectric constant to reduce oxygen diffusion |
EP1172845A2 (en) * | 2000-07-14 | 2002-01-16 | Applied Materials, Inc. | Method for treating dielectric layers with low dielectric constant to reduce oxygen diffusion |
US7301947B2 (en) | 2001-06-27 | 2007-11-27 | Nokia Corporation | Transmission of compression identifier of headers on data packet connection |
GB2394835B (en) * | 2001-07-19 | 2005-07-06 | Trikon Holdings Ltd | Semiconductor structure |
GB2394835A (en) * | 2001-07-19 | 2004-05-05 | Trikon Holdings Ltd | Damascene structure with integral etch stop layer |
US7199474B2 (en) | 2001-07-19 | 2007-04-03 | Aviza Europe Limited | Damascene structure with integral etch stop layer |
WO2003009341A3 (en) * | 2001-07-19 | 2003-03-27 | Trikon Holdings Ltd | Damascene structure with integral etch stop layer |
WO2003009341A2 (en) * | 2001-07-19 | 2003-01-30 | Trikon Holdings Limited | Damascene structure with integral etch stop layer |
US6852628B2 (en) | 2001-09-19 | 2005-02-08 | Infineon Technologies Ag | Method of insulating interconnects, and memory cell array with insulated interconnects |
DE10146146B4 (en) * | 2001-09-19 | 2004-02-05 | Infineon Technologies Ag | Method for electrical insulation of adjacent metallic conductor tracks and semiconductor component with mutually insulated metallic conductor tracks |
DE10146146A1 (en) * | 2001-09-19 | 2003-04-10 | Infineon Technologies Ag | Process for electrical insulation of adjacent metallic conductor tracks and memory cell array with mutually insulated metallic conductor tracks |
US7662728B2 (en) | 2003-11-11 | 2010-02-16 | Tokyo Electron Limited | Substrate processing method |
Also Published As
Publication number | Publication date |
---|---|
US6846757B2 (en) | 2005-01-25 |
GB2361809B (en) | 2003-11-05 |
DE10083897T1 (en) | 2002-06-27 |
US20040053459A1 (en) | 2004-03-18 |
GB0115769D0 (en) | 2001-08-22 |
AU2814000A (en) | 2000-09-14 |
US20020055275A1 (en) | 2002-05-09 |
GB2361809A (en) | 2001-10-31 |
JP2002538604A (en) | 2002-11-12 |
US6653247B2 (en) | 2003-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2000051174A1 (en) | A method of processing a polymer layer | |
JP4813737B2 (en) | Ultra-thin oxynitride UV pretreatment method for forming silicon nitride films | |
KR100696033B1 (en) | Method of processing a semiconductor substrate | |
EP1445797B1 (en) | Chemical treatment of low-k dielectric films | |
US6699784B2 (en) | Method for depositing a low k dielectric film (K>3.5) for hard mask application | |
Yang et al. | Deposition of highly crosslinked fluorinated amorphous carbon film and structural evolution during thermal annealing | |
US8158521B2 (en) | Two step post-deposition treatment of ILD layer for a lower dielectric constant and improved mechanical properties | |
JP4160277B2 (en) | Manufacturing method of semiconductor device | |
Yamamoto et al. | Electrical and physical properties of HfO 2 films prepared by remote plasma oxidation of Hf metal | |
US6372661B1 (en) | Method to improve the crack resistance of CVD low-k dielectric constant material | |
WO2000030168A1 (en) | Process for etching oxide using hexafluorobutadiene or related hydroflourocarbons and manifesting a wide process window | |
KR20010075563A (en) | Silicon carbide deposition method and use as a barrier layer and passivation layer | |
JP2003503849A (en) | Method and apparatus for forming a film on a substrate | |
JP2004518283A (en) | Filling method of trench | |
Grill et al. | Diamondlike carbon materials as low-k dielectrics for multilevel interconnects in ULSI | |
US6812167B2 (en) | Method for improving adhesion between dielectric material layers | |
KR100771122B1 (en) | Semiconductor device and process for producing the same | |
Borvon et al. | Analysis of low-k organosilicon and low-density silica films deposited in HMDSO plasmas | |
US7125794B2 (en) | Method of manufacturing semiconductor device | |
EP0794569A2 (en) | Amorphous carbon film, formation process thereof, and semiconductor device making use of the film | |
Templier et al. | Millitorr range PECVD of a-SiO2 films using TEOS and oxygen | |
Wang et al. | Study of oxygen influences on carbon doped silicon oxide low k thin films deposited by plasma enhanced chemical vapor deposition | |
US20030087534A1 (en) | Surface modification for barrier to ionic penetration | |
US5698473A (en) | Method for forming a silane based boron phosphorous silicate planarization structure | |
Ibbotson et al. | Oxide deposition by PECVD |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 200115769 Country of ref document: GB Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 2000 601683 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09914204 Country of ref document: US |
|
RET | De translation (de og part 6b) |
Ref document number: 10083897 Country of ref document: DE Date of ref document: 20020627 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10083897 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |