WO2000052702A1 - Dual threshold voltage sram cell with bit line leakage control - Google Patents
Dual threshold voltage sram cell with bit line leakage control Download PDFInfo
- Publication number
- WO2000052702A1 WO2000052702A1 PCT/US2000/004239 US0004239W WO0052702A1 WO 2000052702 A1 WO2000052702 A1 WO 2000052702A1 US 0004239 W US0004239 W US 0004239W WO 0052702 A1 WO0052702 A1 WO 0052702A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wordline
- wordlines
- integrated circuit
- signals
- bitline
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/418—Address circuits
Definitions
- the present invention relates to integrated circuits and, more particularly, to memory cells with dual threshold voltages and bitline leakage control.
- Static random access memory (SRAM) cells typically provide memory storage for bits that can be rapidly read from and w ⁇ tten to
- a typical SRAM cell has six field effect transistors (FET transistors) Two of the FET transistors form a first inverter and two of the FET transistors form a second inverter, between power and ground terminals
- the first and second inverters are cross-coupled such that at a first storage node, the output of the second inverter is tied to the input of the first inverter, and at a second storage node, the output of the first inverter is tied to the input of the second inverter
- the first and second cross-coupled inverters form latched wherein one of the storage nodes is pulled low and the other storage node is pulled high.
- the other two of the six transistors are pass FET transistors controlled by a wordline signal on a wordline conductor.
- One of the pass transistors is coupled between a bitline and the first storage node.
- the other pass transistor is coupled between a b ⁇ thne# and the second storage node With the pass transistors off, the first and second storage nodes are insulated from the bitline and b ⁇ thne#. although there may be some leakage
- data and data# signals are precharged high on the bitline and b ⁇ tlme#. respectively.
- the wordline When the wordline is asserted, one of the storage nodes is low and the other is high.
- the low storage node begins to pull either the data or data# signal low depending on the state of the memory cell.
- a sense amplifier senses a difference between the data and data# signals and accelerates the fall of whichever of the data or data# signals corresponds to the low storage node until the storage node is low.
- the high storage node remains high and the sense amplifier may pin the storage node high through the data or data# signal (depending on the state of the memory cell).
- the reading procedure causes the storage nodes to remain at the same logic states after the wordline signal is de-asserted
- the sense amplifier provides a signal indicative of the state.
- circuitry in a sense amplifier causes one of the data or data# signals to be high and the other to be low in response to whether a high or low value has been written into a write buffer.
- the wordline signal is asserted, if the current state of the first and second storage nodes is the same as that of the data and data# signals, then the first and second storage nodes remains the same. If the current state of the first and second storage nodes is different than that of the data and data# signals, one of the storage nodes is pulled down while the other storage node is pulled up.
- the states of the first and second storage nodes in the latch formed of the two cross-coupled inverters changes, the latch is said to flip states.
- DRAM dynamic random access memory
- the threshold voltages are kept relatively high.
- the threshold voltages of transistors of the memory cells may be higher than for transistors of other portions of the integrated circuits containing the memory cells.
- keeping the threshold voltage high also decreases the switching speed and cache performance. Accordingly, there is a need for a structure and technique that allows for memory cells with low leakage and fast access.
- the invention includes an integrated circuit including a bitline and a bitline#, wordlines, and memory cells.
- the memory cells each corresponding to one of the wordlines and each include first and second pass transistors coupled between first and second storage nodes, respectively, and the bitline and bitline#, respectively, the corresponding wordline being coupled to gates of the first and second pass transistors.
- the memory cells include first and second inverters cross- coupled between the first and second storage nodes, wherein the first and second pass transistors each have a lower threshold voltage than do transistors of the first and second inverters.
- Wordline voltage control circuitry coupled to the wordlines selectively controls wordline signals on the wordlines. In some embodiments, the wordline voltage control circuitry asserts the wordline signal for a selected wordline corresponding to a memory cell selected to be read and underd ⁇ ves the wordline signals for the wordlines not corresponding to the selected memory cell.
- FIG. 1 is a schematic representation of a memory cell according to some embodiments of the invention.
- FIG. 2 illustrates channel length and width dimensions.
- FIG. 3 is a schematic representation of an integrated circuit including a memory system according to some embodiments of the invention.
- FIG. 4 is a schematic representation of a memory cell column of the memory system of FIG. 3.
- FIG. 1 illustrates an SRAM memory cell 10 according to some embodiment of the invention
- Memory cell 10 is representative of other memory cells desc ⁇ bed and illustrated in block diagram form below However, the invention is not limited to a memory cells having the details of memory cell 10.
- the FET transistors desc ⁇ bed herein may be metal oxide semiconductor field effect transistors (MOSFETs).
- the invention involves a memory system having memory cells wherein pass transistors have lower threshold voltages (Nt) than do latch transistors, and wherein wordlines for non-selected memory cells are underd ⁇ ven to reduce leakage in bitlmes and b ⁇ thnes#.
- a first inverter 14 includes a pFET transistor Ml and an nFET transistor M2 and has an output at a first storage node Q and an input at a second storage node Q#. Ordinarily, when storage node Q has a logic low voltage, storage node Q# has a logic high voltage and vice versa.
- a second inverter 16 includes a pFET transistor M3 and an nFET transistor M4 and has an output at storage node Q# and an input at storage node Q.
- First and second inverters 14 and 16 are cross-coupled between the first and second storage nodes because the output of the inverter 14 is tied to the input of inverter 16 and the output of inverter 16 is tied to the input of inverter 14.
- Transistors Ml and M3 are pull-up transistors and M2 and M4 are pull down transistors.
- Inverters 14 and 16 are coupled between a power supply voltage Ncc (sometimes called Vdd) and a ground voltage Nss, which is not necessa ⁇ ly earth ground.
- a first pass transistor M5 is an nFET transistor coupled between a bitlme (BL) and storage node Q.
- a second pass transistor M6 is an nFET transistor coupled between a b ⁇ tlme# (BL#) and storage node Q#.
- the gates of the pass transistors M5 and M6 are d ⁇ ven by a wordline signal on a wordline.
- Data and data# signals are on the bitline and b ⁇ tl ⁇ ne#, respectively For convenience, the data and data# signals are referred to herein as bit signals.
- memory cell 10 is considered to have a logic high state when Q is high (1) and Q# is low (0), and a logic low state when Q is low (0) and Q# is high (1). In other embodiments, the opposite is the case.
- the data and data# signals are precharged high (although alternatively they could be precharged low or to another reference voltage).
- pass transistors M5 and M6 are turned on.
- One of the storage nodes is low (i.e., has a logic low voltage) and the other is high (i.e., has a logic high voltage).
- the storage node that is low starts to pull the corresponding bit signal low (either the data or data# signal depending on the state of the memory cell).
- a sense amplifier accelerates senses and amplifies the fall of the corresponding bit signal and may also pin the other bit signal high.
- the sense amplifier does not begin to accelerate the fall until the difference in the data and data# signals is as great or greater than a particular voltage. That voltage will vary depending on the sense amplifier chosen.
- the present invention is not limited to any particular sense amplifier. As an example, if storage node Q is high and storage node Q# is low, when the wordline signal is asserted, storage node Q# starts to pull the data# signal low, while the data signal remains high. The sense amplifier accelerates the pulling down of the data# signal. The storage node Q remains high and storage node Q# remains low after the wordline is deasserted. The sense amplifier provides a signal indicating the state of the memory cell.
- storage node Q is low and storage node Q# is high
- storage node Q starts to pull the data signal low, while the data# signal remains high.
- the sense amplifier accelerates the pulling down of the data.
- storage nodes Q and Q# remain low and high, respectively.
- circuitry In a writing procedure, to write a bit into memory cell 10, circuitry (e.g., in FIG. 3) causes one of the data or the data# signals to be high and the other low depending on the state that it is desired to write into memory cell 10.
- pass transistors M5 and M6 When the wordline signal is asserted, pass transistors M5 and M6 are turned on and storage nodes Q and Q# either keep the same logic states or change states depending on whether storage nodes Q and Q# are the same as or different than the data and data# signals, respectively.
- the latch formed by inverters 14 and 16 provides positive feedback to keep storage nodes Q and Q# stable, the latch flips states of Q and Q# when the data and data# signals are opposite that of storage nodes Q and Q#.
- FIG. 2 illustrates the source, channel, and drain of a transistor, which may represent any of transistors Ml - M6.
- the transistor has a channel width W and a channel length L.
- the switching speed of a FET transistor is related to W/L. The switching speed increases as W increases and/or L decreases. The switch switches decreases as W decreases and/or L increases. However, the area of a transistor also increases areas as W and/or L increases and the area decreases as W and/or L decreases. A smaller area of the transistor is desirable.
- memory cell 10 is fabricated such that the threshold voltages (Vt) of transistors M5 and M6 are less than the Vt of transistors Ml - M4. With a lower Vt, transistors M5 and M6 will switch faster allowing faster reading and writing access to storage nodes Q and Q#. However, transistors M5 and M6 will also be leakier. The leakage of the memory cells not selected can potentially offset some of the speed advantage on the differential signal development. Further, leakage can change the state stored in the memory cell. As described below, in some embodiments, the wordline signals of the cells not selected for reading or writing can be underdriven to reduce the leakage of the cells.
- a reference cell may be chosen with a high Vt for transistors Ml - M6 and with transistor W and L for Ml - M6 chosen for stability. Then, the threshold voltages of M5 and M6 are lowered to increase access speed. The W and/or L of Ml - M4 and perhaps also the W and/or L of M5 - M6 are then resized to maintain a stability the same or similar to that of the reference cell. Speed and area may also be a consideration in sizing. In some embodiments, the pull up and pull down transistors Ml - M4 are designed to be slightly wider than would be optimum if transistors Ml - M6 have the same Vt. This leads to better stability (read stability) at the price of lightly larger area. Area trade-off may be reduced by more aggressive design rules as processing technology improves. Larger nFET pull down devices also help speed by providing a current sink and avoid charge build up.
- the lower Vt may be obtained through process techniques such as an extra implant step or the application of a forward body bias to transistors M5 and M6. Another technique to effectively achieve a lower Vt is to overdrive the gate of pass transistors M5 and M6 while fabricating them at a higher Vt, which Vt may be the same as for transistors Ml - M4. In some embodiments, the invention provides greater than a 25% increase in access speed compared to that of the reference cell.
- an integrated circuit 30 includes a memory system 34.
- integrated circuit 30 would include a variety of other circuits. Some or all of the other circuits may have transistors that have the same or different threshold voltages as compared to transistors Ml - M4.
- Integrated circuit 30 may be a processor, such as a microprocessor or digital signal processor having a cache memory, a stand alone memory chip, or various other types of chips including an application specific integrated circuit (ASIC).
- Memory system 34 includes columns of memory cells, of which illustrated first and second columns 24 and 26 are representative. First column 24 includes memory cells MCI 1, MC12, ... MC1N, and second column 26 includes memory cells MC21, MC22, ... MC2N.
- Each of the memory cells may have the same structure as memory cell 10 of FIG. 1, or may have a somewhat different structure.
- Bitline conditioning circuitry 34 is used to precharge bitlines BL1 and BL#1.
- Bitline conditioning circuitry 38 is used to precharge bitlines BL2 and BL#2.
- Wordline voltage control circuitry 42 (which may include a row decoder) controls the wordline signals on wordlines conductors WL1, WL2, ... WLN.
- a sense amplifier 50 senses the difference in the data and data# signals in a reading procedure and controls the states of the data and data# signals in a writing procedure for both columns 24 and 26 through a column multiplexer 46 under control of a column decoder 48. There may be one sense amplifier for every so many columns or (as in FIG. 4) a single sense amplifier per column.
- Bitline conditioning circuitry 34 and 38 precharge the data and data# signals on bitlines BL1, BL#1, BL2 and BL#2. (Alternatively, only the data and data# signals of the column of interest is precharged.) After the wordline signal is asserted on the wordline of interest (WL1, WL2, ... WLN), the corresponding pass transistors M5 and M6 are turned on. The storage node that is low starts to pull the corresponding bit signal (data or data#) low. The other bit signal remains high.
- Sense amplifier 50 senses and amplifies a difference in the data and data# signals and accelerates the fall of the bit signal corresponding to the low storage node. The sense amplifier may also pin the other bit signal high. Sense amplifier 50 provides a signal to read buffer 56 indicative of the state of the memory cell of interest.
- Wordline voltage control circuitry 42 asserts (high) the wordline signal on the WL1, while the wordline signals on the WL2, WL3, and WL4 conductors are underdriven. With transistors M6 turned on, the storage node Q# would start to pull the data# signal low.
- sense amplifier 44 senses a difference in the data and data# signals, it accelerates the fall of the data# signal and may pin the data signal high.
- sense amplifier 50 may provide a high bit signal to read buffer 56 representing the state of MCI 1
- Sense amplifier 50 controls which of the data and data# signals of the selected column is high and which is low in response to a bit in w ⁇ te buffer 54.
- Column decoder 48 selects the column.
- sense amplifier 50 causes the data signal on the bitline of the selected column to be high and the data# signal on the b ⁇ thne# to be low
- the correct wordline is asserted so that pass transistors M5 and M6 are on If the states of the storage nodes and the same as the states of the data and data# signals, the states of the storage nodes remains the same and the state stored in the memory remains the same If the states of the storage nodes is the opposite of the states of the data and data# signals, the states of the storage nodes Q and Q# are switched and the latch flips states.
- the of the non-selected rows are underd ⁇ ven In other embodiments, the wordlines of the non-selected rows are not underd ⁇ ven
- the lower Vt of pass transistors M5 and M6 can induce some extra bitline and/or b ⁇ tl ⁇ ne# leakage, which can potentially offset some of the speed advantage on the differential signal development required for sensing The is particularly a problem in the reading procedure.
- the leakage through the pass transistors can be an issue.
- the problem is solved by underdriving gates of the pass transistors (M5 and M6) of each memory cell that is not selected. This may be accomplished by wordline voltage control circuitry 42 underdriving the wordline signals that are not selected instead of providing them at Vss.
- the non-selected wordlines may be at about -100 to -200 millivolts (mV) instead of at Vss. Other voltages of underdriving may be selected.
- lightly underdriving means underdriving the wordline signals at between -5 and -99 millivolts, inclusive, with respect to ground.
- Modely underdriving means providing the wordline signals at between -100 and -200mV, inclusive, with respect to ground.
- “Strongly underdriving” means providing wordline signals at between -201 and -500mV, inclusive, with respect to ground, and “very strongly underdriving” means providing wordline signals at more negative than -500mV, with respect to ground.
- wordline WL1 may be at a logic high value (e.g., Vcc) and wordlines WL2, WL3, ... WLN may be at about -100 to -200 mV.
- Vcc logic high value
- wordlines WL2, WL3, ... WLN may be at about -100 to -200 mV.
- applying a -100 to -200 mV underdrive to the gates of nMOSFET transistors reduces the leakage by greater than an order of magnitude. This is effectively the equivalent of increasing the threshold voltage of the leaky pass transistors (e.g., by reverse body bias).
- a body bias adjustment, rather than underdriving may be used.
- the memory cell being selected may have one body bias (e.g., a forward body bias), while the memory cells not selected may have another body bias (e.g., a reverse body bias).
- the optimum amount of wordline underdriving may comprehend gate induced drain leakage (GLDL) and other junction leakage mechanisms such as band to band tunneling (BTBT).
- GLDL gate induced drain leakage
- BTBT band to band tunneling
- the result of proper underdriving is a significant speed increase in sensing which overcomes the leakage of the pass transistors M5 and M6. Underdriving lowers subthreshold leakage of transistors.
- the cells may be multiported.
- bit lines of more than one column may be precharged and sensed at the same time; and/or more than one wordline signal could be asserted at the same time.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
BR0008704-1A BR0008704A (en) | 1999-03-03 | 2000-02-17 | Sram cell with double threshold voltages with bit line dispersion control |
DE60029757T DE60029757T2 (en) | 1999-03-03 | 2000-02-17 | Memory cell with two threshold voltages and control of bit power loss |
JP2000603043A JP2002538615A (en) | 1999-03-03 | 2000-02-17 | Dual threshold voltage SRAM cell with bit line leak control |
EP00908724A EP1155413B1 (en) | 1999-03-03 | 2000-02-17 | Dual threshold voltage sram cell with bit line leakage control |
AU30017/00A AU3001700A (en) | 1999-03-03 | 2000-02-17 | Dual threshold voltage sram cell with bit line leakage control |
HK01108612A HK1037778A1 (en) | 1999-03-03 | 2001-12-07 | Dual threshold voltage sram cell with bit line leakage control |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/261,915 | 1999-03-03 | ||
US09/261,915 US6181608B1 (en) | 1999-03-03 | 1999-03-03 | Dual Vt SRAM cell with bitline leakage control |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000052702A1 true WO2000052702A1 (en) | 2000-09-08 |
Family
ID=22995437
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/004239 WO2000052702A1 (en) | 1999-03-03 | 2000-02-17 | Dual threshold voltage sram cell with bit line leakage control |
Country Status (11)
Country | Link |
---|---|
US (1) | US6181608B1 (en) |
EP (1) | EP1155413B1 (en) |
JP (1) | JP2002538615A (en) |
KR (1) | KR100479670B1 (en) |
CN (1) | CN1253897C (en) |
AU (1) | AU3001700A (en) |
BR (1) | BR0008704A (en) |
DE (1) | DE60029757T2 (en) |
HK (1) | HK1037778A1 (en) |
TW (1) | TW463169B (en) |
WO (1) | WO2000052702A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009151932A (en) * | 2002-03-27 | 2009-07-09 | Regents Of The Univ Of California | Low-power high-performance memory circuit and related method |
WO2015009331A1 (en) * | 2013-07-15 | 2015-01-22 | Everspin Technologies, Inc. | Memory device with page emulation mode |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002056681A (en) * | 2000-08-09 | 2002-02-22 | Toshiba Corp | Memory device |
US6519176B1 (en) * | 2000-09-29 | 2003-02-11 | Intel Corporation | Dual threshold SRAM cell for single-ended sensing |
TWI242085B (en) * | 2001-03-29 | 2005-10-21 | Sanyo Electric Co | Display device |
US6946901B2 (en) * | 2001-05-22 | 2005-09-20 | The Regents Of The University Of California | Low-power high-performance integrated circuit and related methods |
US6628557B2 (en) | 2001-09-28 | 2003-09-30 | Intel Corporation | Leakage-tolerant memory arrangements |
US6683804B1 (en) * | 2002-07-16 | 2004-01-27 | Analog Devices, Inc. | Read/write memory arrays and methods with predetermined and retrievable latent-state patterns |
DE10255102B3 (en) * | 2002-11-26 | 2004-04-29 | Infineon Technologies Ag | Semiconducting memory cell, especially SRAM cell, has arrangement for adapting leakage current that causes total leakage current independent of memory state, especially in the non-selected state |
US6724649B1 (en) * | 2002-12-19 | 2004-04-20 | Intel Corporation | Memory cell leakage reduction |
US7200050B2 (en) * | 2003-05-26 | 2007-04-03 | Semiconductor Energy Laboratory Co., Ltd. | Memory unit and semiconductor device |
US7102915B2 (en) * | 2003-07-01 | 2006-09-05 | Zmos Technology, Inc. | SRAM cell structure and circuits |
US6920061B2 (en) * | 2003-08-27 | 2005-07-19 | International Business Machines Corporation | Loadless NMOS four transistor dynamic dual Vt SRAM cell |
JP2005142289A (en) * | 2003-11-05 | 2005-06-02 | Toshiba Corp | Semiconductor storage device |
US7123500B2 (en) * | 2003-12-30 | 2006-10-17 | Intel Corporation | 1P1N 2T gain cell |
JP4342350B2 (en) * | 2004-03-11 | 2009-10-14 | 株式会社東芝 | Semiconductor memory device |
US7061794B1 (en) * | 2004-03-30 | 2006-06-13 | Virage Logic Corp. | Wordline-based source-biasing scheme for reducing memory cell leakage |
US7469465B2 (en) * | 2004-06-30 | 2008-12-30 | Hitachi Global Storage Technologies Netherlands B.V. | Method of providing a low-stress sensor configuration for a lithography-defined read sensor |
US7079426B2 (en) * | 2004-09-27 | 2006-07-18 | Intel Corporation | Dynamic multi-Vcc scheme for SRAM cell stability control |
US7110278B2 (en) * | 2004-09-29 | 2006-09-19 | Intel Corporation | Crosspoint memory array utilizing one time programmable antifuse cells |
US7321502B2 (en) * | 2004-09-30 | 2008-01-22 | Intel Corporation | Non volatile data storage through dielectric breakdown |
US7321504B2 (en) * | 2005-04-21 | 2008-01-22 | Micron Technology, Inc | Static random access memory cell |
KR100699857B1 (en) * | 2005-07-30 | 2007-03-27 | 삼성전자주식회사 | Loadless SRAM, method of operating the same and method of fabricating the same |
US7230842B2 (en) * | 2005-09-13 | 2007-06-12 | Intel Corporation | Memory cell having p-type pass device |
JP2007122814A (en) * | 2005-10-28 | 2007-05-17 | Oki Electric Ind Co Ltd | Semiconductor integrated circuit and leak current reduction method |
US20070153610A1 (en) * | 2005-12-29 | 2007-07-05 | Intel Corporation | Dynamic body bias with bias boost |
US8006164B2 (en) | 2006-09-29 | 2011-08-23 | Intel Corporation | Memory cell supply voltage control based on error detection |
US7558097B2 (en) * | 2006-12-28 | 2009-07-07 | Intel Corporation | Memory having bit line with resistor(s) between memory cells |
US8009461B2 (en) * | 2008-01-07 | 2011-08-30 | International Business Machines Corporation | SRAM device, and SRAM device design structure, with adaptable access transistors |
JP2009295229A (en) * | 2008-06-05 | 2009-12-17 | Toshiba Corp | Semiconductor memory device |
US20110149667A1 (en) * | 2009-12-23 | 2011-06-23 | Fatih Hamzaoglu | Reduced area memory array by using sense amplifier as write driver |
US9858986B2 (en) * | 2010-08-02 | 2018-01-02 | Texas Instruments Incorporated | Integrated circuit with low power SRAM |
US9111638B2 (en) * | 2012-07-13 | 2015-08-18 | Freescale Semiconductor, Inc. | SRAM bit cell with reduced bit line pre-charge voltage |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
CN109859791B (en) * | 2019-01-31 | 2020-08-28 | 西安微电子技术研究所 | 9-pipe SRAM (static random Access memory) storage unit with full-isolation structure and read-write operation method thereof |
CN110277120B (en) * | 2019-06-27 | 2021-05-14 | 电子科技大学 | Single-ended 8-tube SRAM memory cell circuit capable of improving read-write stability under low voltage |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5020029A (en) * | 1989-07-05 | 1991-05-28 | Mitsubishi Denki Kabushiki Kaisha | Static semiconductor memory device with predetermined threshold voltages |
US5452246A (en) * | 1993-06-02 | 1995-09-19 | Fujitsu Limited | Static semiconductor memory device adapted for stabilization of low-voltage operation and reduction in cell size |
US5583821A (en) * | 1994-12-16 | 1996-12-10 | Sun Microsystems, Inc. | Storage cell using low powered/low threshold CMOS pass transistors having reduced charge leakage |
US5939762A (en) * | 1997-06-26 | 1999-08-17 | Integrated Device Technology, Inc. | SRAM cell using thin gate oxide pulldown transistors |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5153852A (en) * | 1988-07-01 | 1992-10-06 | Vitesse Semiconductor Corporation | Static RAM cell with high speed and improved cell stability |
JP3076351B2 (en) * | 1990-04-09 | 2000-08-14 | 株式会社リコー | Semiconductor storage device with battery backup |
US5222039A (en) * | 1990-11-28 | 1993-06-22 | Thunderbird Technologies, Inc. | Static random access memory (SRAM) including Fermi-threshold field effect transistors |
US5732015A (en) * | 1991-04-23 | 1998-03-24 | Waferscale Integration, Inc. | SRAM with a programmable reference voltage |
US5461713A (en) * | 1991-05-10 | 1995-10-24 | Sgs-Thomson Microelectronics S.R.L. | Current offset sense amplifier of a modulated current or current unbalance type for programmable memories |
US5393689A (en) * | 1994-02-28 | 1995-02-28 | Motorola, Inc. | Process for forming a static-random-access memory cell |
DE69615421T2 (en) * | 1995-01-12 | 2002-06-06 | Intergraph Corp | Register memory with redirection option |
JP4198201B2 (en) * | 1995-06-02 | 2008-12-17 | 株式会社ルネサステクノロジ | Semiconductor device |
US5703392A (en) * | 1995-06-02 | 1997-12-30 | Utron Technology Inc | Minimum size integrated circuit static memory cell |
KR0182960B1 (en) * | 1995-08-31 | 1999-04-15 | 김광호 | Bit line load circuit having reduced chip area for semiconductor memory |
JPH09270494A (en) * | 1996-01-31 | 1997-10-14 | Hitachi Ltd | Semiconductor integrated circuit device |
US5790452A (en) * | 1996-05-02 | 1998-08-04 | Integrated Device Technology, Inc. | Memory cell having asymmetrical source/drain pass transistors and method for operating same |
US5828597A (en) * | 1997-04-02 | 1998-10-27 | Texas Instruments Incorporated | Low voltage, low power static random access memory cell |
-
1999
- 1999-03-03 US US09/261,915 patent/US6181608B1/en not_active Expired - Lifetime
-
2000
- 2000-02-17 KR KR10-2001-7011169A patent/KR100479670B1/en not_active IP Right Cessation
- 2000-02-17 AU AU30017/00A patent/AU3001700A/en not_active Abandoned
- 2000-02-17 EP EP00908724A patent/EP1155413B1/en not_active Expired - Lifetime
- 2000-02-17 DE DE60029757T patent/DE60029757T2/en not_active Expired - Lifetime
- 2000-02-17 JP JP2000603043A patent/JP2002538615A/en active Pending
- 2000-02-17 BR BR0008704-1A patent/BR0008704A/en not_active IP Right Cessation
- 2000-02-17 WO PCT/US2000/004239 patent/WO2000052702A1/en active IP Right Grant
- 2000-02-17 CN CNB008071195A patent/CN1253897C/en not_active Expired - Fee Related
- 2000-03-10 TW TW089103802A patent/TW463169B/en not_active IP Right Cessation
-
2001
- 2001-12-07 HK HK01108612A patent/HK1037778A1/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5020029A (en) * | 1989-07-05 | 1991-05-28 | Mitsubishi Denki Kabushiki Kaisha | Static semiconductor memory device with predetermined threshold voltages |
US5452246A (en) * | 1993-06-02 | 1995-09-19 | Fujitsu Limited | Static semiconductor memory device adapted for stabilization of low-voltage operation and reduction in cell size |
US5583821A (en) * | 1994-12-16 | 1996-12-10 | Sun Microsystems, Inc. | Storage cell using low powered/low threshold CMOS pass transistors having reduced charge leakage |
US5939762A (en) * | 1997-06-26 | 1999-08-17 | Integrated Device Technology, Inc. | SRAM cell using thin gate oxide pulldown transistors |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009151932A (en) * | 2002-03-27 | 2009-07-09 | Regents Of The Univ Of California | Low-power high-performance memory circuit and related method |
WO2015009331A1 (en) * | 2013-07-15 | 2015-01-22 | Everspin Technologies, Inc. | Memory device with page emulation mode |
US9529726B2 (en) | 2013-07-15 | 2016-12-27 | Everspin Technologies, Inc. | Memory device with page emulation mode |
US10114700B2 (en) | 2013-07-15 | 2018-10-30 | Everspin Technologies, Inc. | Memory device with page emulation mode |
Also Published As
Publication number | Publication date |
---|---|
CN1253897C (en) | 2006-04-26 |
DE60029757T2 (en) | 2007-10-31 |
TW463169B (en) | 2001-11-11 |
US6181608B1 (en) | 2001-01-30 |
CN1357145A (en) | 2002-07-03 |
KR100479670B1 (en) | 2005-03-30 |
EP1155413B1 (en) | 2006-08-02 |
AU3001700A (en) | 2000-09-21 |
EP1155413A1 (en) | 2001-11-21 |
BR0008704A (en) | 2001-12-26 |
JP2002538615A (en) | 2002-11-12 |
KR20010102476A (en) | 2001-11-15 |
DE60029757D1 (en) | 2006-09-14 |
HK1037778A1 (en) | 2002-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1155413B1 (en) | Dual threshold voltage sram cell with bit line leakage control | |
US6259623B1 (en) | Static random access memory (SRAM) circuit | |
US7483332B2 (en) | SRAM cell using separate read and write circuitry | |
US7259986B2 (en) | Circuits and methods for providing low voltage, high performance register files | |
JP4558410B2 (en) | Method of accessing memory of unloaded 4TSRAM cell | |
US8724396B2 (en) | Semiconductor memory device | |
US6181595B1 (en) | Single ended dual port memory cell | |
US6552923B2 (en) | SRAM with write-back on read | |
US6788566B1 (en) | Self-timed read and write assist and restore circuit | |
US20060002177A1 (en) | Six-transistor (6T) static random access memory (SRAM) with dynamically variable p-channel metal oxide semiconductor (PMOS) strength | |
US5020029A (en) | Static semiconductor memory device with predetermined threshold voltages | |
JP2004186197A (en) | Semiconductor storage device and semiconductor integrated circuit | |
US4766333A (en) | Current sensing differential amplifier | |
JP2002198444A (en) | No-load 4tsram cell with pmos driver | |
US7061794B1 (en) | Wordline-based source-biasing scheme for reducing memory cell leakage | |
US8339893B2 (en) | Dual beta ratio SRAM | |
US7336553B2 (en) | Enhanced sensing in a hierarchical memory architecture | |
TWI819056B (en) | Switched source lines for memory applications | |
US6341095B1 (en) | Apparatus for increasing pulldown rate of a bitline in a memory device during a read operation | |
US6967875B2 (en) | Static random access memory system with compensating-circuit for bitline leakage | |
KR100223587B1 (en) | Sram device using multi-power | |
JP3158281B2 (en) | Memory device | |
JPH0589683A (en) | Semiconductor memory device | |
KR19980048201A (en) | Adaptive Switch Pullup Control Circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 00807119.5 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020017011169 Country of ref document: KR |
|
ENP | Entry into the national phase |
Ref document number: 2000 603043 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000908724 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2000908724 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWG | Wipo information: grant in national office |
Ref document number: 2000908724 Country of ref document: EP |