WO2000057273A1 - Vlsi emulator comprising processors and reconfigurable circuits - Google Patents

Vlsi emulator comprising processors and reconfigurable circuits Download PDF

Info

Publication number
WO2000057273A1
WO2000057273A1 PCT/KR2000/000229 KR0000229W WO0057273A1 WO 2000057273 A1 WO2000057273 A1 WO 2000057273A1 KR 0000229 W KR0000229 W KR 0000229W WO 0057273 A1 WO0057273 A1 WO 0057273A1
Authority
WO
WIPO (PCT)
Prior art keywords
vlsi
external interface
processing module
reconfigurable
monitoring
Prior art date
Application number
PCT/KR2000/000229
Other languages
French (fr)
Inventor
Chong Min Kyung
In Cheol Park
Seung Jong Lee
Original Assignee
Korea Advanced Institute Of Science And Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Korea Advanced Institute Of Science And Technology filed Critical Korea Advanced Institute Of Science And Technology
Priority to AU33336/00A priority Critical patent/AU3333600A/en
Priority to EP00911468A priority patent/EP1080410A1/en
Publication of WO2000057273A1 publication Critical patent/WO2000057273A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Definitions

  • the present invention relates to an apparatus for verifying a VLSI design through emulation, and more particularly to a VLSI emulator
  • processors and reconfigurable chips for verifying the functional correctness of the design of a VLSI together with a system to which the VLSI will be attached before manufacturing the design into a chip.
  • the host computer and the ASIC emulator consists of a lot of pin signal values required for all pins.
  • the host computer uses software which is slow to execute the whole process related to generation
  • the host computer is connected to the ASIC emulator through a cable whose transmission capability may be slow enough to affect the system.
  • the system should have modules and functions unrelated to emulation, which makes the system unnecessarily bigger.
  • the present invention proposes a scheme for enhancing the emulation speed in order to effectively verify the functional ->
  • the emulation module of a VLSI being designed is divided into
  • a functional part and an external interface part where the functional part is executed by a processing module having at least one processor while the external interface part is executed by an external interface signal processor using field-reconfigurable circuits such as FPGA's(Field
  • the present invention intends to remove or at least alleviate the above problems with Watkins' ASIC emulator by proposing a VLSI
  • emulator being comprised of processor(s) and reconfigurable circuits(s) which can be used to freely verify a VLSI design at its early stage as well
  • Another object of the present invention is to enhance the emulation speed and generate pin signals more timely and appropriately by adopting a processor-based processing module for the functional part of a VLSI
  • An interface control packet is employed for communication between the processing module and the reconfigurable circuits(s).
  • the present invention provides an apparatus for verifying the functional part and the external interface part of a VLSI, separately, using a VLSI emulator comprising: a processing module including at least one processor for verifying the functional part of the VLSI; and an external interface signal processor for verifying the external interface part of the VLSI.
  • the external interface signal processor is implemented using reconfigurable circuits to generate the required pin signals. Communication between the processing module and the external interface signal processor consists of commands and data.
  • the processing module as comprises at least one processor; and at least one memory such as ROM and/or RAM; and a bus for connecting the processor and the memory.
  • the external interface signal processor may
  • a buffer and controller for buffering and synchronizing to fill up the speed gap between the processing module and the pin signal processing unit; a channel for communication of an interface control packet between the processing module and the external interface signal processor; and a socket for connecting the external interface signal processor to a target system to which the VLSI for verification is attached.
  • the apparatus may further comprise a monitoring/ controlling port
  • a monitoring/ controlling computer for monitoring and controlling the emulation states externally, downloading a software model and a monitoring code to the processing module, and reconfiguring the reconfigurable element(s) in the external interface signal processor
  • FIG. 1 shows an example for the explanation of the VLSI emulator according to the present invention
  • FIG. 2 shows an example of a processor-based processing module
  • FIG. 3 shows an example of an external interface signal processor.
  • FIG. 1 is for illustrating an emulation system (or emulator) and its
  • the model of a VLSI to be verified is divided into a software model which represents the functional part of a VLSI and an external interface model which represents the actions of the VLSI related with the external
  • an emulator denoted as 2 includes a processing module 3 having at least one processor for executing the software model
  • an external interface signal processor 4 having reconfigurable circuit (e.g. FPGA) to interface with the external hardware according to the external interface model.
  • the processing module 3 transmits a corresponding interface control packet to the external interface signal processor 4 through a channel 5 when there is a need to
  • the external interface signal processor 4 interprets the interface control packet received to generate and transmit a sequence of electrical signals to a target system 9.
  • the external interface signal processor 4 also reads in electrical signals from the target system 9 to interpret and transmit them to the processing
  • the target system 9 has a socket 6 to which electrical pin signals
  • the socket 6 enables the target system 9 to be electrically connected to the target system 9 consisting of other VLSI chip(s) denoted as 7 and other socket(s) 8 connected to another emulators 1 1 which can be the VLSI emulator described herewith or any other type of emulator.
  • the emulator 2 can be connected to a host computer 10 through a monitoring/ controlling port 1 in order to externally monitor and control the internal state(s) of emulation.
  • the monitoring/ controlling port 1 is used to download the software model of the VLSI chip to be verified from host computer 10 to
  • FIG. 2 is for illustrating an example for the implementation of the processing module 3.
  • the software model for the functional part of a VLSI to be verified is compiled into a form to be executed in a processor 12 in the processing module 3, and then stored in a memory 13 together with a monitoring code.
  • the processor 12 executes the software
  • the memory 13 is composed of ROM and/or RAM, and may have a code, already processed, or receive the code through the monitoring/ controlling port 1.
  • the processor 12 transmits an interface control packet of the software model to the external
  • the interface control packet is composed of a write command, an address and data to be written.
  • the interface control packet is composed of a read command and an address. Then, after confirming that the external interface signal processor 4 reads data in the
  • the interface control packet is sent to bring the data.
  • the emulation state is controlled and monitored by commands, transmitted from the host computer 10 through the monitoring/ controlling port 1.
  • FIG. 3 is illustrates an example of the implementation of the external interface signal processor 4, where the interface control packet from the processing module 3 through the channel 5 is stored in a buffer 15 through a controller 14. Commands and data of the packet are generated according to the sequence of signals by a pin signal processing
  • Array is either reconfigured by a reconfiguring code stored in the memory 13, which can be ROM or a reconfiguration-dedicated ROM/RAM, or downloaded through the monitoring/ controlling port 1 before the emulation starts.
  • the value read from the socket 6 via the pin signal processing unit 16 is stored in the buffer 15, which is then informed to the processing module 3. After that, the processing module 3 takes the stored value.
  • the buffer 15 plays the role of buffering between the processing module 3 and the pin signal processing unit 16.
  • the pin signal processing unit 16 compiles data in the buffer 15 into a sequence of electrical signals, and transmits them to the socket
  • the present invention as constructed above enables one to perform the emulation at the early stage of the VLSI design only with the functional description of the VLSI, i.e., before the gate-level or hardware description of the VLSI is available. Therefore, the present invention

Abstract

Disclosed is an apparatus for verifying a VLSI design at an early stage as well as a later stage, and particularly a VLSI emulator based on processors and reconfigurable chips. The model of the VLSI chip is divided into a functional part and an external interface part. The functional part is executed by a processing module having at least one processor, and the external interface part is executed by an external interface signal processor to generate real pin signals. The external interface part is implemented using reconfigurable circuits by programming the circuits. The communicating between the functional part and the external interface part is accomplished by transmitting and/or receiving control packets composed of control commands and/or or data. The intenal functional part and the external interface part are verified on a target system at an early stage of the VLSI design, which may reduce time for designing the VLSI and verifying and designing whole system.

Description

VLSI EMULATOR COMPRISING PROCESSORS AND RECONFIGURABLE CIRCUITS
TECHNICAL FIELD
The present invention relates to an apparatus for verifying a VLSI design through emulation, and more particularly to a VLSI emulator
using processors and reconfigurable chips for verifying the functional correctness of the design of a VLSI together with a system to which the VLSI will be attached before manufacturing the design into a chip.
BACKGROUND ART
In general, it is desirable to eliminate all the design errors in a VLSI design procedure before the fabrication of the VLSI chip as the VLSI chip fabrication requires significant time and cost. However, the probability of error in the design of VLSI becomes high according to the complexity of the VLSI and the system to which the VLSI will be attached. Therefore, it is essential to verify the functional correctness of the VLSI within the
context of the target system in advance using an emulator.
On the other hand, a conventional emulator is configured to
connect Field Programmable Gate Arrays (FPGA) with a reconfigurable network, to emulate a gate-level logic circuit. Such an emulator can verify a design only at a later stage of the design procedure. The fact that the conventional emulator cannot perform verification at the early stage of the design procedure. Becomes critical especially when the design turnaround time needs to be reduced. US Patent 4,901 ,259 issued to Watkins shows an ASIC emulator in which a host computer executes a software model of the whole VLSI, Watkins' ASIC emulator system calculates pin signal values contained in the modeling, and then converts the pin signal values into electrical signals in order to send the values to a socket. Communication between
the host computer and the ASIC emulator consists of a lot of pin signal values required for all pins. However, when fast emulation in required such a system becomes problematic due to the following reasons which causes difficulties in various VLSI designs; 1) the host computer uses software which is slow to execute the whole process related to generation
of the pin signal used for external interface part; 2) communication speed
through an I/O port of a full-fledged host computer is generally very slow
as compared with a processor; and 3) the host computer is connected to the ASIC emulator through a cable whose transmission capability may be slow enough to affect the system. In addition, because of employing the host computer, the system should have modules and functions unrelated to emulation, which makes the system unnecessarily bigger.
In this regard the present invention proposes a scheme for enhancing the emulation speed in order to effectively verify the functional ->
correctness of the design of a VLSI at the early stage of the design procedure. The emulation module of a VLSI being designed is divided into
a functional part and an external interface part, where the functional part is executed by a processing module having at least one processor while the external interface part is executed by an external interface signal processor using field-reconfigurable circuits such as FPGA's(Field
Programmable Gate Advance) to generate the required pin signals.
DISCLOSURE OF INVENTION
The present invention intends to remove or at least alleviate the above problems with Watkins' ASIC emulator by proposing a VLSI
emulator being comprised of processor(s) and reconfigurable circuits(s) which can be used to freely verify a VLSI design at its early stage as well
as at the later stage.
Another object of the present invention is to enhance the emulation speed and generate pin signals more timely and appropriately by adopting a processor-based processing module for the functional part of a VLSI
while adopting reconfigurable circuits(s) for the external interface part.
An interface control packet is employed for communication between the processing module and the reconfigurable circuits(s).
In order to achieve the above-mentioned objectives, the present invention provides an apparatus for verifying the functional part and the external interface part of a VLSI, separately, using a VLSI emulator comprising: a processing module including at least one processor for verifying the functional part of the VLSI; and an external interface signal processor for verifying the external interface part of the VLSI. The external interface signal processor is implemented using reconfigurable circuits to generate the required pin signals. Communication between the processing module and the external interface signal processor consists of commands and data.
In the apparatus, the processing module as comprises at least one processor; and at least one memory such as ROM and/or RAM; and a bus for connecting the processor and the memory.
In the apparatus, the external interface signal processor may
comprise a pin signal processing unit having at least one reconfigurable
element for performing an external interface model of the VLSI design; a buffer and controller for buffering and synchronizing to fill up the speed gap between the processing module and the pin signal processing unit; a channel for communication of an interface control packet between the processing module and the external interface signal processor; and a socket for connecting the external interface signal processor to a target system to which the VLSI for verification is attached.
The apparatus may further comprise a monitoring/ controlling port
connected to a monitoring/ controlling computer for monitoring and controlling the emulation states externally, downloading a software model and a monitoring code to the processing module, and reconfiguring the reconfigurable element(s) in the external interface signal processor
BRIEF DESCRIPTION OF DRAWINGS
The objectives and the associated advantages of the present invention can be made more clear from the following description of an
implementation example with reference to the associated drawings, in which;
FIG. 1 shows an example for the explanation of the VLSI emulator according to the present invention;
FIG. 2 shows an example of a processor-based processing module; and
FIG. 3 shows an example of an external interface signal processor.
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, a VLSI circuit emulation apparatus and method according to the implementation of the present invention is explained with reference to the accompanying drawings.
FIG. 1 is for illustrating an emulation system (or emulator) and its
peripherals according to the present invention. The model of a VLSI to be verified is divided into a software model which represents the functional part of a VLSI and an external interface model which represents the actions of the VLSI related with the external
interface. As shown in Fig. 1 , an emulator denoted as 2 includes a processing module 3 having at least one processor for executing the software model
of the functional part, and an external interface signal processor 4 having reconfigurable circuit (e.g. FPGA) to interface with the external hardware according to the external interface model. The processing module 3 transmits a corresponding interface control packet to the external interface signal processor 4 through a channel 5 when there is a need to
interface with the external hardware. The external interface signal processor 4 interprets the interface control packet received to generate and transmit a sequence of electrical signals to a target system 9. The external interface signal processor 4 also reads in electrical signals from the target system 9 to interpret and transmit them to the processing
module 3.
The target system 9 has a socket 6 to which electrical pin signals
as generated from the external interface signal processor 4 are connected.
The socket 6 enables the target system 9 to be electrically connected to the target system 9 consisting of other VLSI chip(s) denoted as 7 and other socket(s) 8 connected to another emulators 1 1 which can be the VLSI emulator described herewith or any other type of emulator. On the other hand, the emulator 2 can be connected to a host computer 10 through a monitoring/ controlling port 1 in order to externally monitor and control the internal state(s) of emulation. In addition, the monitoring/ controlling port 1 is used to download the software model of the VLSI chip to be verified from host computer 10 to
the processing module 3 and to reconfigure the reconfigurable circuit(s) in the external interface signal processor 4 before the emulation begins. FIG. 2 is for illustrating an example for the implementation of the processing module 3.
Referring to the figure, the software model for the functional part of a VLSI to be verified is compiled into a form to be executed in a processor 12 in the processing module 3, and then stored in a memory 13 together with a monitoring code. The processor 12 executes the software
model in the memory 13. At this time, the software model is divided into
a plurality of blocks in order to be possibly executed by a plurality of processors and memories. In addition, a communication channel is provided for communication among a plurality of processors. The memory 13 is composed of ROM and/or RAM, and may have a code, already processed, or receive the code through the monitoring/ controlling port 1.
When the software model for the functional part of a VLSI to be verified reads or writes a value from/to the target system 9, the processor 12 transmits an interface control packet of the software model to the external
interface signal processor 4 through the channel 5. In case of writing data to the target system 9, the interface control packet is composed of a write command, an address and data to be written. On the other hand, in case of reading data from the target system 9, the interface control packet is composed of a read command and an address. Then, after confirming that the external interface signal processor 4 reads data in the
target system 9, the interface control packet is sent to bring the data. The emulation state is controlled and monitored by commands, transmitted from the host computer 10 through the monitoring/ controlling port 1.
FIG. 3 is illustrates an example of the implementation of the external interface signal processor 4, where the interface control packet from the processing module 3 through the channel 5 is stored in a buffer 15 through a controller 14. Commands and data of the packet are generated according to the sequence of signals by a pin signal processing
unit 16 implemented as a field-reconfigurable circuit as configured in accordance with an external interface model, before they are transmitted to the socket 6. The reconfigurable circuit in the pin signal processing
unit 16, which can be implemented as FPGA's(Field Programmable Gate
Array), is either reconfigured by a reconfiguring code stored in the memory 13, which can be ROM or a reconfiguration-dedicated ROM/RAM, or downloaded through the monitoring/ controlling port 1 before the emulation starts.
In case of reading, the value read from the socket 6 via the pin signal processing unit 16, is stored in the buffer 15, which is then informed to the processing module 3. After that, the processing module 3 takes the stored value. The buffer 15 plays the role of buffering between the processing module 3 and the pin signal processing unit 16. In case of writing, the pin signal processing unit 16 compiles data in the buffer 15 into a sequence of electrical signals, and transmits them to the socket
6.
INDUSTRIAL APPLICABILITY
The present invention as constructed above enables one to perform the emulation at the early stage of the VLSI design only with the functional description of the VLSI, i.e., before the gate-level or hardware description of the VLSI is available. Therefore, the present invention
effectively reduces the time for the development of a VLSI as well as its
target system.

Claims

1. An apparatus for emulating a VLSI design comprising: a processing module having one or more processors to execute a software model of the functional part of the VLSI; and a reconfigurable module configured as a hardware model of the external interface part of the VLSI design in a plurality of field programmable gates; and a channel wherein interface control packets composed of commands and data are transferred between said processing module and
said reconfigurable module.
2. The apparatus of claim 1, wherein said processing module
comprises: at least one predefined processor; and
at least one memory including ROM and/or RAM; and a bus for connecting the processor and the memory.
3. The apparatus of claim 1 , wherein said reconfigurable module
comprises: a pin signal processing unit configured in a plurality of field programmable gates to generate a sequence of pin signals by processing
output data and in accordance therewith receive input data by processing a sequence of pin signals; and a set of buffers to store the output data coming from said processing module and the input data coming from said pin signal processing unit; and a control unit for managing said set of buffers and synchronizing
speed difference between said processing module and said pin signal processing unit.
4. The apparatus of claim 1 , further comprising a socket for connecting said reconfigurable module to a target system to which the
VLSI is attached.
5. The apparatus of claim 1, further comprising a
monitoring/ controlling port to be connected to a monitoring/ controlling computer for monitoring and controlling the state of emulation externally, downloading a software model and a monitoring code to said processing
module.
PCT/KR2000/000229 1999-03-19 2000-03-17 Vlsi emulator comprising processors and reconfigurable circuits WO2000057273A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU33336/00A AU3333600A (en) 1999-03-19 2000-03-17 Vlsi emulator comprising processors and reconfigurable circuits
EP00911468A EP1080410A1 (en) 1999-03-19 2000-03-17 Vlsi emulator comprising processors and reconfigurable circuits

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1999/9307 1999-03-19
KR1019990009307A KR100306596B1 (en) 1999-03-19 1999-03-19 VLSI Emulator Using Processors and Reconfigurable Chips

Publications (1)

Publication Number Publication Date
WO2000057273A1 true WO2000057273A1 (en) 2000-09-28

Family

ID=19577022

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2000/000229 WO2000057273A1 (en) 1999-03-19 2000-03-17 Vlsi emulator comprising processors and reconfigurable circuits

Country Status (5)

Country Link
EP (1) EP1080410A1 (en)
JP (1) JP3504572B2 (en)
KR (1) KR100306596B1 (en)
AU (1) AU3333600A (en)
WO (1) WO2000057273A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1202193A2 (en) * 2000-10-28 2002-05-02 Dynalith Systems Co., Ltd Apparatus and method for verifying a logic function of a semiconductor chip
WO2003046725A1 (en) * 2001-11-30 2003-06-05 Fujitsu Ten Limited Microcomputer logic developing apparatus
US7539610B2 (en) 2003-01-31 2009-05-26 Fujitsu Ten Limited Microcomputer logic development

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100426304B1 (en) * 2001-09-17 2004-04-08 한국전자통신연구원 Smart card emulator and emulation method thereof
KR100427029B1 (en) * 2001-12-29 2004-04-14 주식회사 하이닉스반도체 Intergrated Circuit Design Verification Method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5329470A (en) * 1988-12-02 1994-07-12 Quickturn Systems, Inc. Reconfigurable hardware emulation system
US5355528A (en) * 1992-10-13 1994-10-11 The Regents Of The University Of California Reprogrammable CNN and supercomputer
US5546562A (en) * 1995-02-28 1996-08-13 Patel; Chandresh Method and apparatus to emulate VLSI circuits within a logic simulator
US5638531A (en) * 1995-06-07 1997-06-10 International Business Machines Corporation Multiprocessor integrated circuit with video refresh logic employing instruction/data caching and associated timing synchronization
US5963735A (en) * 1988-12-02 1999-10-05 Quickturn Design Systems, Inc. Hardware logic emulation system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5479355A (en) * 1993-09-14 1995-12-26 Hyduke; Stanley M. System and method for a closed loop operation of schematic designs with electrical hardware
US5838948A (en) * 1995-12-01 1998-11-17 Eagle Design Automation, Inc. System and method for simulation of computer systems combining hardware and software interaction
US5841967A (en) * 1996-10-17 1998-11-24 Quickturn Design Systems, Inc. Method and apparatus for design verification using emulation and simulation

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5329470A (en) * 1988-12-02 1994-07-12 Quickturn Systems, Inc. Reconfigurable hardware emulation system
US5477475A (en) * 1988-12-02 1995-12-19 Quickturn Design Systems, Inc. Method for emulating a circuit design using an electrically reconfigurable hardware emulation apparatus
US5644515A (en) * 1988-12-02 1997-07-01 Quickturn Design Systems, Inc. Hardware logic emulation system capable of probing internal nodes in a circuit design undergoing emulation
US5963735A (en) * 1988-12-02 1999-10-05 Quickturn Design Systems, Inc. Hardware logic emulation system
US5355528A (en) * 1992-10-13 1994-10-11 The Regents Of The University Of California Reprogrammable CNN and supercomputer
US5546562A (en) * 1995-02-28 1996-08-13 Patel; Chandresh Method and apparatus to emulate VLSI circuits within a logic simulator
US5638531A (en) * 1995-06-07 1997-06-10 International Business Machines Corporation Multiprocessor integrated circuit with video refresh logic employing instruction/data caching and associated timing synchronization

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1202193A2 (en) * 2000-10-28 2002-05-02 Dynalith Systems Co., Ltd Apparatus and method for verifying a logic function of a semiconductor chip
EP1202193A3 (en) * 2000-10-28 2006-10-18 Dynalith Systems Co., Ltd Apparatus and method for verifying a logic function of a semiconductor chip
WO2003046725A1 (en) * 2001-11-30 2003-06-05 Fujitsu Ten Limited Microcomputer logic developing apparatus
EP1452968A1 (en) * 2001-11-30 2004-09-01 Fujitsu Ten Limited Microcomputer logic developing apparatus
US7283946B2 (en) 2001-11-30 2007-10-16 Fujitsu Ten Limited Microcomputer logic development system
CN100395715C (en) * 2001-11-30 2008-06-18 富士通天株式会社 Microcomputer logic development system
US7650274B2 (en) 2001-11-30 2010-01-19 Fujitsu Ten Limited Microcomputer logic development system
EP1452968A4 (en) * 2001-11-30 2010-03-03 Fujitsu Ten Ltd Microcomputer logic developing apparatus
US7539610B2 (en) 2003-01-31 2009-05-26 Fujitsu Ten Limited Microcomputer logic development

Also Published As

Publication number Publication date
EP1080410A1 (en) 2001-03-07
AU3333600A (en) 2000-10-09
JP3504572B2 (en) 2004-03-08
JP2000298596A (en) 2000-10-24
KR20000060737A (en) 2000-10-16
KR100306596B1 (en) 2001-09-29

Similar Documents

Publication Publication Date Title
US7505331B1 (en) Programmable logic device with differential communications support
CN103559053B (en) Board system and FPGA (Field Programmable Logic Array) online update method of communication interface cards
US6434660B1 (en) Emulating one tape protocol of flash memory to a different type protocol of flash memory
US7979745B2 (en) On-chip debug emulator, debugging method, and microcomputer
US20040078179A1 (en) Logic verification system
US20040024558A1 (en) Apparatus and method for a reconfigurable pod interface for use with an emulator unit
US9053232B2 (en) Method and apparatus for supporting a unified debug environment
US8239708B2 (en) System on chip (SoC) device verification system using memory interface
JP2007529813A (en) PCI Express endpoint simulation circuit and downstream port for PCI Express switch
US20030033374A1 (en) Method and system for implementing a communications core on a single programmable device
CN109669729A (en) A kind of starting bootstrap technique of processor
CN111078614A (en) Function module based on FPGA
CN115496018A (en) Multi-version verification method, device and equipment for SoC (System on chip)
EP1080410A1 (en) Vlsi emulator comprising processors and reconfigurable circuits
US20070294436A1 (en) Apparatus and method for scanning slave addresses of smbus slave devices
US7096396B2 (en) Test system for circuits
EP2135386B1 (en) Hardware interface board for connecting an emulator to a network
US6598176B1 (en) Apparatus for estimating microcontroller and method thereof
KR19990064824A (en) Apparatus and method for hardware/software co-emulating by supporting multi-function module
CN107168720B (en) SPI (Serial peripheral interface) configuration method based on FPGA (field programmable Gate array)
CN114328342A (en) Novel program control configuration method for PCIe heterogeneous accelerator card
JP2000090046A (en) Interface module
CN111464398A (en) Self-organizing centreless network high-level protocol testing method, equipment and storage medium
JP2002305438A (en) Fpga and method for changing fpga function, and communications equipment using the same
CN112987690B (en) Espi controller verification system and method

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 2000911468

Country of ref document: EP

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 2000911468

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWW Wipo information: withdrawn in national office

Ref document number: 2000911468

Country of ref document: EP