WO2001003277A2 - Control of dc/dc converters having synchronous rectifiers - Google Patents
Control of dc/dc converters having synchronous rectifiers Download PDFInfo
- Publication number
- WO2001003277A2 WO2001003277A2 PCT/US2000/018748 US0018748W WO0103277A2 WO 2001003277 A2 WO2001003277 A2 WO 2001003277A2 US 0018748 W US0018748 W US 0018748W WO 0103277 A2 WO0103277 A2 WO 0103277A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- power converter
- controlled rectifier
- waveform
- circuitry
- hold
- Prior art date
Links
- 230000001360 synchronised effect Effects 0.000 title claims abstract description 94
- 230000004044 response Effects 0.000 claims abstract description 31
- 238000004804 winding Methods 0.000 claims description 40
- 238000000034 method Methods 0.000 claims description 36
- 239000003990 capacitor Substances 0.000 claims description 29
- 230000001052 transient effect Effects 0.000 claims description 12
- 230000033228 biological regulation Effects 0.000 claims description 9
- 230000000694 effects Effects 0.000 claims description 9
- 230000008859 change Effects 0.000 claims description 5
- 230000007704 transition Effects 0.000 claims description 4
- 230000003213 activating effect Effects 0.000 claims 3
- 230000004913 activation Effects 0.000 abstract 1
- 238000013459 approach Methods 0.000 description 53
- 230000002159 abnormal effect Effects 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 230000002238 attenuated effect Effects 0.000 description 3
- 238000003780 insertion Methods 0.000 description 3
- 230000037431 insertion Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000005355 Hall effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000003534 oscillatory effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J1/00—Circuit arrangements for dc mains or dc distribution networks
- H02J1/10—Parallel operation of dc sources
- H02J1/102—Parallel operation of dc sources being switching converters
Definitions
- transistors can carry current in either direction when they are turned on.
- Some transistors, such as the MOSFET also have an anti-parallel body diode inherent in their structure that can carry current when the transistor is turned off.
- a Schottky diode is placed in anti-parallel with the transistor to carry this latter current because it has a lower on-state voltage and a faster turn-off recovery time than the transistor's own body diode.
- this anti-parallel diode will be referred to herein as an "uncontrolled rectifier" to distinguish it from the active part of the transistor (i.e., the channel of a MOSFET), which will be referred to herein as a "controlled rectifier.”
- a chain of three or four clamp diodes in series may be placed between the 5V output and the 3.3V output to ensure the former never gets too high compared to the latter.
- one solution presented herein is to ensure the synchronous rectifiers and/or the ORing transistors are "disabled” (i.e., kept from turning on) under the conditions that create the problems. Once this is done, output currents can still flow, but only through the uncontrolled rectifiers.
- This disabling of the controlled rectifiers can be done in anticipation of the negative current problem or as a result of a sensed condition that indicates the problem exists.
- the controlled rectifiers can once again be “enabled” (i.e., allowed to turn on) so that they function as intended. Since the voltage drop across a controlled rectifier is smaller than that across an uncontrolled rectifier, the output voltage will undergo a transient if the controlled rectifier is suddenly enabled. To avoid this transient, the controlled rectifiers should be turned on in a manner that causes the average on-state voltage of the combined device to change slowly (relative to the bandwidth of the converter) from that of the uncontrolled rectifier to that of the controlled rectifier.
- average on-state voltage it is meant the average value of the voltage drop across the parallel combination of the controlled and uncontrolled rectifiers during the time that they are conducting current. For the synchronous rectifier, this time is only a portion of the overall switching cycle.
- mimmum current limit compares the output current to some threshold, and raises the output voltage when the output current falls below this threshold so as to limit the further decrease of the current.
- the threshold current level might be slightly negative, zero, or slightly positive.
- the minimum current limit can be implemented with either a fold-forward, a constant current source, or a fold-back characteristic.
- a DC to DC power converter includes a control circuit which controls the output voltage of the converter.
- the converter further includes an override control to the control circuit, responsive to a condition of the power converter or connected circuitry, to effect a minimum current limit.
- the power converter includes a synchronous rectifier, and the override control substantially eliminates negative current flow through the controlled rectifier of the synchronous rectifier.
- the override control may increase the voltage output of the power converter.
- the minimum current limit may be a small negative or positive current, and may take the form of a current source, fold-back or fold-forward.
- the override control may respond directly to sensed output current or to some other signal indicative of output current.
- the signal indicative of output current may be a sensed current within the power converter such as current through an ORing transistor coupled to the output of the power converter or other controlled rectifier in the power converter.
- the controlled rectifier may, for example, be a synchronous rectifier in the power circuit or an ORing transistor at the output of the power converter.
- the connection impedance may be a completely passive circuit between the power circuit waveform and the control terminal of the controlled rectifier.
- the power circuit waveform may be a voltage waveform, and the controlled rectifier may be implemented with a MOSFET.
- the connection impedance comprises a capacitor and may include a resistor in parallel with the capacitor.
- a parallel impedance may be connected in parallel with the hold-off circuitry to further attenuate the power circuit waveform when the hold-off circuitry is deactivated.
- Figure 3 illustrates an isolated forward converter using synchronous rectification and a passive drive scheme.
- FIG. 9 in which an opto-isolator is used to convey the enable/disable input signal from the input-side control circuit.
- Figure 20 illustrates slowly enabling a synchronous rectifier by gradually increasing its on-state duration during its normal conduction interval.
- Figure 21 illustrates a converter implementing a minimum current limit.
- Figure 22 illustrates that voltage/current characteristics of a converter having both minimum and maximum current limits.
- Figure 23 illustrates a circuit to implement both maximum and minimum current limits.
- MOSFETs will be used to implement the synchronous rectifiers and the ORing transistors since the MOSFET is the preferred device at this time.
- One skilled in the art would know how to incorporate the concepts presented here for other types of transistors that might instead be used.
- active-drive is to provide the control signal with electronic circuitry that may get its timing information from other electronic circuitry or from voltage or current waveforms within the power circuit.
- the second approach is to provide the control signal either directly or through passive circuitry (such as resistors, capacitors, and/or inductors) from a waveform in the power circuit.
- the active-drive approach is most often used in non-isolated dc/dc converters.
- Figure 1 depicts a down-converter having a switching transistor 101 and a synchronous rectifier 102, two filter capacitors, 103 and 104, and a filter inductor 105.
- the same control circuit 106 that turns on and off transistor 101 of a down-converter can be easily designed to turn on and off the synchronous rectifier 102 of this converter.
- Such integrated circuits are available from companies such as LTC, Maxim, and Unitrode.
- FIG. 2 depicts an isolated forward converter having a transformer 201, a switching transistor 101 and two synchronous rectifiers 202 and 203, and filter elements 103,104, and 105.
- Output-side control circuitry 205 might create its own timing signals for driving transistors 202 and 203, it might derive them from waveforms in the power circuit, or it might derive them from signals passed to it (through an isolation link such as a transformer or a opto-coupler) from control circuit 204 on the input side of the power circuit. Examples of these schemes are well known in the art.
- Figure 3 shows an example of how to control synchronous rectifiers 202 and 203 by connecting their control terminals directly to nodes in the power circuit.
- control circuit 204 turns on transistor 101
- the resultant positive voltage across the transformer 201 will cause the voltage at node A to be high, which will turn on synchronous rectifier 202.
- the voltage at node B will then be low, which will turn off synchronous rectifier 203.
- power will flow from the input source, through the transformer, and out to the load.
- the voltage across the transformer will be negative.
- the voltages at nodes A and B will then be such that synchronous rectifier 202 will be turned off and synchronous rectifier 203 will be turned on to maintain the current flow in inductor 105.
- Figure 4 shows a variation of the approach depicted in Figure 3 where auxiliary windings 403 and 404 have been added to the isolation transformer's primary winding 401 and secondary winding 402 to drive the control terminals of the synchronous rectifiers 202 and 203.
- the polarity of these auxiliary windings are arranged to make sure the correct synchronous rectifier is turned on during each portion of the switching cycle, and the turns-ratios are chosen to provide the correct level of drive voltage.
- Other examples of using auxiliary transformer windings are well known in the art.
- Figure 5 shows another transformer-based dc/dc converter which incorporates a down converter stage, composed of transistors 101 and 102 and filter elements 105, 500 and 515, to provide regulation and an isolation stage with two transformers having primary windings 501 and 503 and secondary windings 502 and 504.
- Transistors 516 and 517 alternately connect primary windings 501 and 503 to the output of the regulation stage, and synchronous rectifiers 505 and 506 alternately connect the secondary windings to the output capacitor 104.
- Capacitor/resistor dividers Capacitor/resistor dividers
- a logic gate 604 could be added to the signal path between the control circuit 602 and the synchronous rectifier's gate driver 603, as shown in Figure 6.
- This logic gate could take many forms, it might be composed of an integrated circuit or discrete parts, and its location in the signal path has some flexibility beyond the placement shown here, all of which would be immediately apparent to one skilled in the art.
- the logic gate requires an input signal 605 to tell it when to enable/disable the synchronous rectifier. The manner in which this signal might be generated will be discussed later.
- connection switch could be placed in series with the control terminal to connect or disconnect the control terminal from the waveform in the power circuit.
- the circuit might also require “hold-off circuitry” to ensure the synchronous rectifier is held off when the connection switch is turned off.
- FIG. 7 shows one embodiment of this approach where MOSFET 701 is used for a synchronous rectifier in a power circuit.
- Connection switch 703 connects the waveform in the power circuit 702 to the gate of the MOSFET. This connection switch is turned on and off with a signal applied to its control terminal 704.
- Hold-off circuitry 706 might be a passive impedance such as a resistor, or it might be another switch that is turned on when the connection switch 703 is turned off, or it might a more complex electronic circuit. If a resistor is used, it should be low enough in resistance to discharge the parasitic capacitance of the MOSFET's gate in the time required, yet high enough in resistance to keep its power dissipation small when the synchronous rectifier is enabled.
- connection impedance 803 is placed between the power circuit waveform 702 and the control terminal of the MOSFET 701 used for a synchronous rectifier.
- This connection impedance works in conjunction with the hold-off circuitry 706 to enable/disable the MOSFET in the following manner.
- the hold-off circuitry is activated so that it pulls the MOSFET's gate-source voltage below its threshold level.
- the connection impedance permits the waveform at the control terminal of the MOSFET to be different than the power circuit waveform 702.
- the hold-off circuitry is deactivated and the control terminal waveform is representative of the power circuit waveforms with, perhaps, some attenuation. Note that in this scheme, the hold-off circuitry requires active components.
- connection impedance should be chosen such that the level of current flowing through the hold-off circuitry when it is activated is acceptably low while still maintaining a proper waveform on the control terminal when the hold-off circuitry is deactivated.
- Figure 9 shows a more specific example of the concepts depicted in Figure 8 as they are applied to the capacitor/resistor divider concept depicted in Figure 5.
- the parallel combination of capacitor 903 and resistor 904 form the connection impedance
- transistor 905 in series with diode 906 form the hold-off circuitry.
- a switch 905 and a diode 906 are placed in parallel with each of the RC circuits 508,510 and 512,514.
- the isolation stage of Figure 5 is switching, the voltage waveforms at the nodes marked A and B are square waves.
- the voltage of the square- wave is near zero, and during the other half of the cycle (herein referred to as the "drive half of the cycle") the voltage is near twice the output voltage.
- the two square- wave waveforms at nodes A and B are 180 degrees out of phase with respect to one another. See PCT Application No. WO98/33267 published 30 July 1998 for a complete description of how this power circuit works.
- the voltage waveforms on the gates of the synchronous rectifiers have the same shape as the waveforms of nodes A and B.
- the ac components are attenuated by the divider effect of the capacitors (C 507 /(C 507 +C 512 ) or C 511 /(C 5I I +C 50g )) and the dc components are attenuated by the divider effect of the resistors (R 514 /(R 509 +R 514 ) or R 510 /(R 513 +R 5 i 0 )).
- connection impedance serves two purposes in this case: a voltage divider and a means by which the synchronous rectifier can be disabled.
- the voltages at nodes A and B will be square-waves going between near zero volts and near 30 volts. Thirty volts is usually too high a voltage to apply to the gate of a MOSFET. But if we make the capacitance of capacitor 507 half that of capacitor 512 and the resistance of resistor 509 twice that of resistor 514, then the voltage waveform at the gate terminal of MOSFET 506 will be an attenuated square- wave that goes between near 0 volts and near 10 volts. Many MOSFETs can tolerate this range.
- connection impedance shown in Figure 9 can still be added to the circuit to permit the hold-off circuitry to disable the synchronous rectifiers. It is simply necessary to make C 904 large compared to any parasitic capacitance of the MOSFET's gate terminal (and R ⁇ small compared to the effective resistance of the deactivated hold- off circuitry) so that the attenuation of the waveform will be minimal.
- the hold-off circuitry When the transistors of the hold-off circuitry are turned on, the hold-off circuitry holds, or clamps, the gate waveforms near zero during the drive half of the cycle. These gate waveforms then go negative during the reset half of the cycle since capacitors 507 and 511 appear as a low impedance for the AC components of the waveforms at nodes A and B.
- the gate waveforms therefore have the same square-wave shape they used to have, but the dc components of these square- waves are lowered such that the highest voltage the gate waveforms achieve does not reach the gate-source threshold level required to turn on the MOSFETs they drive.
- the connection impedance approach requires a smaller transistor than does the connection switch approach depicted in Figure 7.
- the gate waveforms are able to go slightly positive due to the voltage drop across the series connection of the diode and transistor of the hold-off circuitry. This positive value must be kept smaller than the threshold voltage of the MOSFETs.
- Techniques that can be used to ensure this condition include using Schottky diodes, making the on-state voltage of the hold-off transistor as small as possible, and connecting the hold-off circuitry to a negative voltage potential instead of ground. Other techniques will be apparent to one skilled in the art given the ideas presented here.
- the hold-off circuitry can use only one transistor instead of the two to disable two synchronous rectifiers.
- a single transistor 1011 is connected to the two gate terminals of synchronous rectifiers 1001 and 1002 through diodes 1007 and 1008.
- transistor 1011 works with diode 1007 to clamp the gate voltage of MOSFET 1001 during its drive half cycle, and it then works with diode 1008 to clamp the gate voltage of MOSFET 1002 on the next half cycle.
- Figures 9 and 10 show the transistor (905 or 1011) of the hold-off circuitry as a bipolar transistor. Other transistors, such as a MOSFET could also be used.
- the discussion above points out that the active-drive approach is most often used in a non-isolated converter, it is also possible to use the passive-drive approach.
- a second winding 1101 with an appropriate turns-ratio could be added to inductor 105 and connected to the gate terminal of synchronous rectifier 102, as shown in Figure 11.
- the concepts outlined above for using a connection switch or a connection impedance in conjunction with hold-off circuitry could therefore be applied in this situation, as well.
- an ORing transistor When an ORing transistor is used to connect a dc/dc converter's output to the output bus the negative current problem can also be solved by turning off the controlled rectifier of this device. Doing so leaves the converter connected to the output bus only through the uncontrolled rectifier that does not permit negative current flow.
- an active electronic circuit 1203 and gate driver 1205 might be used to control the ORing transistor 1202, in which case a logic gate 1204 could provide the enabling/disabling function.
- FIG. 13 shows one way this might be accomplished for the converter of Figure 5.
- the voltage waveforms at nodes A and B of the power circuit 1301 of Figure 5 are connected through diodes 1303 and 1304 to the gate terminal of the ORing MOSFET 1302.
- Diodes 1303 and 1304 peak-detect these waveforms to give a gate-source voltage of approximately the output voltage.
- resistor 1305 will discharge the gate of the ORing transistor 1302 to turn it off.
- the enabling/disabling schemes that use connection switches, connection impedances, and hold-off circuitry mentioned above for synchronous rectifiers could be used here for the ORing transistor, as well.
- opto-isolator 1510 has an output transistor that drives an inverting buffer composed of transistor 1506 and resistor 1507. The output of this buffer then drives hold-off transistor 1505 that pulls down the gates of synchronous rectifiers 1501 and 1502 through diodes 1503 and 1504.
- a comparator senses a divided version of this voltage and compares it to a reference voltage 1607. If the voltage across the capacitor is too low, indicating that the converter has stopped switching, the comparator output goes low 1608. This low signal can then be used to disable the synchronous rectifier in the power circuit 1610. More than one switching node in the power circuit can be sensed. For instance, in the power circuit of Figure 5, both nodes A and B could be sensed by using two diodes in the peak detect circuit.
- a second decision logic approach that could be used is to disable the controlled rectifiers of synchronous rectifiers and/or ORing transistors whenever the output voltage is too low.
- This "output under-voltage decision logic" ensures that the converter will not draw a negative current when conditions such as start-up, an excessive load current, a short-circuit, or some other abnormal event causes the output voltage to be pulled lower than it would be under normal operating conditions.
- This decision logic approach might be implemented by directly sensing the output voltage with a comparator to see if it is below some minimum threshold (e.g., 90% of its nominal value). The appropriate enable/disable input signals can then be derived with circuitry such as is shown in Figure 17.
- This circuitry contains a comparator 1605 that compares a representation of output voltage (generated by the resistor divider network 1603 and 1604) with a voltage generated by reference 102. Hysteresis might be added to the comparator according to well understood principles of design. This decision logic approach might also be implemented by sensing some other voltage or current in the power circuit that is indicative of the output voltage.
- a third decision logic approach that could be used is to disable the controlled rectifiers of synchronous rectifiers and/or ORing transistors whenever the output current falls below some threshold level.
- the threshold level in this "low output current decision logic approach" might ideally be set at zero so that whenever the converter starts to draw a negative current the controlled rectifiers are disabled, thereby preventing the negative current from flowing. However, it is not necessary to choose zero amps for the threshold level.
- a slightly negative value say 1%-10% of the rated current
- a slightly positive threshold level could be used to make sure the converter never draws a negative current. This would cause a small, but still positive load current to flow through the uncontrolled rectifiers rather than the more efficient controlled rectifiers, but this would not cause significant power dissipation due to the low level of current.
- the threshold level it is not necessary for the threshold level to be precise (it could range between a small negative value and a small positive value). In addition, hysteresis could be incorporated into the comparison being made.
- FIG. 18 shows one example of this latter method being used when the connection impedance scheme of Figure 10 is used in the power circuit of Figure 5.
- the converter is delivering a positive output current
- one or the other or both of the voltages at nodes A and B are negative with respect to node C at all times, depending on which one (or both) of the synchronous rectifiers 1001 and 1002 are conducting.
- diodes 1801 and 1802 will keep the base of hold-off transistor 1011 at a low enough voltage that this transistor is turned off and the synchronous rectifiers are enabled.
- a fourth decision logic approach that could be used is to disable the controlled rectifiers and/or ORing transistors during the start-up phase of the converter's operation.
- This "start-up decision logic approach” ensures that the converter will not draw a negative current during a turn-on transient.
- This approach could be implemented with the methods discussed above for the "shutdown decision logic approach,” but modified by adding a time delay such that the controlled rectifiers would be kept disabled for some time after the converter is no longer shutdown. Typical start-up transients for dc/dc converters are in the range of 5 ms to 30 ms.
- Another way to implement this decision logic approach would be to combine the "shutdown decision logic approach” with the "output under-voltage decision logic approach.” The converter would have to be operating and the output voltage would have to rise to its nominal value before the controlled rectifiers would be enabled.
- a fifth decision logic approach that could be used is to disable the controlled rectifiers of synchronous rectifiers and/or ORing transistors during a "turn-off transient" in which a converter's output voltage is slowly reduced to zero before it is shut down.
- This "turn-off transient approach” ensures that the converter will not draw a negative current during this turn-off transient period.
- this decision logic approach could be implemented with the methods discussed above for the "shutdown decision logic approach,” but modified by disabling the controlled rectifiers during the turn-off transient prior to the shutting down the converter.
- the "output under-voltage decision logic approach” could be combined with the "shut-down decision logic approach” to achieve the desired result.
- a sixth decision logic approach that could be used is to disable the controlled rectifiers of the synchronous rectifiers and/or ORing transistors when an external signal is applied to the converter.
- Such a signal might be provided by circuitry that senses that a negative current exists or that a negative current problem might arise. This signal might come from another dc/dc converter, or it might come from auxiliary circuitry on the load board.
- Figure 19 shows such an "external signal decision logic approach.”
- a seventh decision logic approach that could be used is to disable the controlled rectifiers of the synchronous rectifiers and/or ORing transistors whenever a condition exists in which the waveforms presented to the control terminals of the controlled rectifiers will not result in their correct drive.
- the controlled rectifiers could be disabled whenever the control circuitry's power rail is too low to guarantee its proper operation. If the active-drive circuitry gets its timing information from a waveform within the power circuit, the controlled rectifiers could be disabled whenever this waveform is too low to be properly interpreted by the drive circuitry.
- the controlled rectifiers could be disabled whenever the waveform used to drive the control terminals of the controlled rectifiers is too low to guarantee proper control of the controlled rectifiers.
- the voltage applied to the gates of the synchronous rectifiers 505 and 506 when they are to be turned on is proportional to the voltage across the mid-bus capacitor 500. If this mid-bus capacitor's voltage is too low, the rectifiers will not be driven with a high enough voltage to completely turn them on, and this condition could result in improper operation. Therefore, the mid-bus voltage could be sensed and the controlled rectifiers disabled whenever this voltage is below some threshold value. This threshold could be chosen to be relatively high (e.g. 50% of the mid-bus voltage's nominal value) since the mid-bus voltage should not be below this level during normal operation of the converter.
- the average on-state voltage across a conducting synchronous rectifier or ORing MOSFET should gradually change from the larger voltage of the uncontrolled rectifier to the smaller voltage of the controlled rectifier over a time period that is comparable to or longer than the converter's bandwidth.
- the converter's feedback loop will have time to adjust the duty ratio (or some other control variable) so that the deviation in the output voltage remains acceptably small. For example, in a converter with a 10 kHz bandwidth to its feedback loop, the slow enabling might occur over about 0.1 ms or longer.
- the first approach is to control the degree to which the controlled rectifier is turned on. For instance, assuming a MOSFET device, the gate voltage (during the time when the MOSFET is to be conducting) can be controlled to be anywhere between the threshold level and several volts above threshold. In the former case, the MOSFET's channel resistance is very high, and in the latter case it is at its mimmum value.
- the average on-state voltage of a MOSFET can therefore be gradually reduced from that of its uncontrolled rectifier to that of its controlled rectifier by allowing the gate voltage (during the MOSFET's conduction time) to slowly increase from the threshold level to several volts above threshold.
- Figure 10 shows one way to achieve this slow increase of the MOSFETs' gate voltages.
- the gate voltage waveforms are square waves that range from nearly zero during the reset half of the cycle to a voltage well above threshold during the drive half of the cycle.
- the dc value of this waveform is positive.
- the gate voltage waveform ranges from slightly above zero during the drive half of the cycle to a negative value during the reset half of the cycle.
- the dc value of this waveform is negative.
- the dc value of the gate's voltage waveform will increase from its initial negative value to its final positive value. This increase is of the form (1-e ⁇ t ), where ⁇ is the characteristic time constant C 1005 xR 1003 (or C 1006 xR 1004 ). As the dc voltage of the gate waveform increases, so too does the value of the gate voltage during the drive half cycle of the waveform. By making the characteristic time constant long enough (say several milliseconds), the average on-state voltage of the MOSFET will be slowly reduced.
- connection impedance again serves multiple roles, including those mentioned before plus providing a means to slowly increase the MOSFETs gate voltage when it is enabled.
- the second approach to control the average on-state voltage of a synchronous rectifier or an ORing transistor is to control the percentage of time (during the overall time that the combined device is to be conducting) that the controlled rectifier is turned on.
- the controlled rectifier may be turned on very briefly during the conduction time, or it may be turned on for the entire interval.
- the average on-state voltage of the combined device is nearly that of the uncontrolled rectifier (since it carries the current for the vast majority of the time), and in the latter case, the average on-state voltage of the combined device is that of the controlled rectifier.
- the average on-state voltage of a synchronous rectifier or an ORing transistor can therefore be gradually reduced from that of its uncontrolled rectifier to that of its controlled rectifier by allowing the percentage of time that the control rectifier is turned on to slowly increase.
- the circuit shown in Figure 20 could also be used to gradually turn on a connection switch in the scheme depicted in Figure 7, or to gradually turn-off a hold-off circuitry working against a connection impedance in the scheme depicted in Figure 8. It is also possible, using the general concepts discussed above, to control the rate at which the dc/dc converter is transitioned from an enabled state to a disabled state.
- a novel minimum current limit 1, ⁇ can be incorporated into a control circuit to avoid the problems associated with negative current flow in a dc/dc converter, particularly one that uses synchronous rectifiers and/or ORing transistors, but is not limited to such converters.
- a current limit would increase the output voltage once the load current falls below some threshold level. The increasing output voltage would then counteract the desire for the output current to decrease further.
- Figure 23 shows one method to implement both a maximum and a minimum current limit.
- Ul 2301 and U2 2302 are op-amps and V ref is a reference voltage.
- the current, I, to be sensed flows through resistor 2303 and creates a voltage, V bland relative to ground.
- the op-amps are configured as differential amplifiers with the addition of resistors 2304 through 2311.
- Capacitors 2313 and 2314 reduce the gains of these amplifiers at high frequencies to stabilize the current limit feedback loops.
- Capacitor 2312 filters any high frequency components of the sensed signal, V l5 due to noise in the power circuit.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001508576A JP2003504997A (en) | 1999-07-07 | 2000-07-07 | Control of DC / DC power converter with synchronous rectifier |
AU59252/00A AU5925200A (en) | 1999-07-07 | 2000-07-07 | Control of dc/dc converters having synchronous rectifiers |
CA002378666A CA2378666A1 (en) | 1999-07-07 | 2000-07-07 | Control of dc/dc converters having synchronous rectifiers |
EP00945283A EP1196981A2 (en) | 1999-07-07 | 2000-07-07 | Control of dc/dc converters having synchronous rectifiers |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14258099P | 1999-07-07 | 1999-07-07 | |
US60/142,580 | 1999-07-07 | ||
US14398099P | 1999-07-15 | 1999-07-15 | |
US60/143,980 | 1999-07-15 | ||
US14625299P | 1999-07-29 | 1999-07-29 | |
US60/146,252 | 1999-07-29 | ||
US17288499P | 1999-12-20 | 1999-12-20 | |
US60/172,884 | 1999-12-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001003277A2 true WO2001003277A2 (en) | 2001-01-11 |
WO2001003277A3 WO2001003277A3 (en) | 2001-11-01 |
Family
ID=27495531
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/018748 WO2001003277A2 (en) | 1999-07-07 | 2000-07-07 | Control of dc/dc converters having synchronous rectifiers |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP1196981A2 (en) |
JP (1) | JP2003504997A (en) |
CN (1) | CN1379927A (en) |
AU (1) | AU5925200A (en) |
CA (1) | CA2378666A1 (en) |
WO (1) | WO2001003277A2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002054571A1 (en) * | 2000-12-29 | 2002-07-11 | Ericsson Inc. | Method and apparatus for minimizing negative current build up in dc-dc converters with synchronous rectification |
WO2005076447A1 (en) * | 2004-02-03 | 2005-08-18 | Murata Manufacturing Co., Ltd. | Switching power supply |
GB2455568A (en) * | 2007-12-14 | 2009-06-17 | Eltek Valere As | Protection system for a resonant converter with synchronous rectification |
WO2011107844A3 (en) * | 2010-03-05 | 2011-12-29 | Toyota Jidosha Kabushiki Kaisha | Chopper circuit, dc/dc converter, and fuel cell system |
CN105529800A (en) * | 2014-09-28 | 2016-04-27 | 比亚迪股份有限公司 | Charging system based on secondary control and secondary control device thereof |
CN109407592A (en) * | 2018-12-18 | 2019-03-01 | 安徽庆宇光电科技有限公司 | A kind of remote sensing monitoring control circuit |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100361376C (en) * | 2003-01-31 | 2008-01-09 | 微星科技股份有限公司 | Magnetic energy driver for step-down type synchronous rectification circuit |
US7054168B1 (en) * | 2004-11-10 | 2006-05-30 | Astec International Limited | Undershoot eliminator circuit and method for synchronous rectified DC-DC converters |
US20060244429A1 (en) * | 2005-04-28 | 2006-11-02 | Astec International Limited | Free wheeling MOSFET control circuit for pre-biased loads |
WO2009008940A1 (en) * | 2007-07-06 | 2009-01-15 | Advanced Analogic Technologies, Inc. | Boost and up-down switching regulator with synchronous freewheeling mosfet |
GB2456179B (en) * | 2008-01-07 | 2012-02-15 | Converteam Technology Ltd | Marine power distribution and propulsion systems |
CN101877533B (en) * | 2010-06-28 | 2012-05-16 | 浙江工业大学 | Bipolar transistor self-exciting Zeta converter |
CN101877535B (en) * | 2010-06-28 | 2012-05-16 | 浙江工业大学 | Bipolar transistor self-exciting Buck-Boost converter |
GB2501108B (en) * | 2012-04-12 | 2014-10-22 | Eltek As | DC-DC converter device |
CN103296893A (en) * | 2013-05-09 | 2013-09-11 | 嘉善中正电子科技有限公司 | Active clamping forward-and-flyback circuit capable of starting or stopping synchronous rectification |
CN104333209A (en) * | 2014-11-05 | 2015-02-04 | 遵义师范学院 | Current limiting module for DC/DC (Direct Current/Direct Current) |
CN104539177B (en) * | 2014-12-12 | 2017-02-22 | 广州金升阳科技有限公司 | Synchronous rectification drive circuit and synchronous rectification method of switching power supply |
RU208513U1 (en) * | 2021-09-10 | 2021-12-22 | Руслан Владимирович Дорошенко | Charging-discharge rectifier |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3754177A (en) * | 1972-09-05 | 1973-08-21 | Lectron Corp | Solid state controller |
US3824450A (en) * | 1973-05-14 | 1974-07-16 | Rca Corp | Power supply keep alive system |
US4318007A (en) * | 1979-06-12 | 1982-03-02 | Societa Italiana Telecomunicazioni Siemens S.P.A. | Circuit arrangement for controlling the energization of a load from a plurality of current sources |
DE3439180A1 (en) * | 1984-10-23 | 1986-04-30 | Dr. Bruno Lange Gmbh, 1000 Berlin | Electrical apparatus |
US4728807A (en) * | 1984-08-02 | 1988-03-01 | Nec Corporation | Power source system comprising a plurality of power sources having negative resistance characteristics |
US4924170A (en) * | 1989-01-03 | 1990-05-08 | Unisys Corporation | Current sharing modular power supply |
US5200643A (en) * | 1989-02-21 | 1993-04-06 | Westinghouse Electric Corp. | Parallel electric power supplies with current sharing and redundancy |
JPH06339266A (en) * | 1993-05-26 | 1994-12-06 | Nec Corp | Flyback converter using mos transistor as synchronous rectifier |
JPH08223906A (en) * | 1995-02-10 | 1996-08-30 | Fujitsu Ltd | Synchronous rectification switching regulator |
JPH08289538A (en) * | 1995-04-18 | 1996-11-01 | Origin Electric Co Ltd | Dc-dc converter |
EP0741447A2 (en) * | 1995-05-04 | 1996-11-06 | AT&T IPM Corp. | Circuit and method for controlling a synchronous recifier converter |
US5583753A (en) * | 1992-05-07 | 1996-12-10 | Fujitsu Limited | Parallel control type DC--DC converter |
JPH0965650A (en) * | 1995-08-29 | 1997-03-07 | Nippon Telegr & Teleph Corp <Ntt> | Dc-dc converter |
US5687049A (en) * | 1996-01-26 | 1997-11-11 | International Rectifier Corporation | Method and circuit for protecting power circuits against short circuit and over current faults |
US5708571A (en) * | 1995-09-13 | 1998-01-13 | Nec Corporation | Synchronous rectifying circuit of an active clamping type with less driving loss and less continuity loss |
US5808453A (en) * | 1996-08-21 | 1998-09-15 | Siliconix Incorporated | Synchronous current sharing pulse width modulator |
US5834925A (en) * | 1997-05-08 | 1998-11-10 | Cisco Technology, Inc. | Current sharing power supplies with redundant operation |
JPH11136934A (en) * | 1997-10-24 | 1999-05-21 | Fujitsu Ltd | Synchronous rectifying dc-dc converter |
JPH11146637A (en) * | 1997-11-06 | 1999-05-28 | Sony Corp | Power circuit and control method for power circuit |
EP0973246A1 (en) * | 1998-07-14 | 2000-01-19 | Lucent Technologies Inc. | Controller for a synchronous rectifier and power converter employing the same |
-
2000
- 2000-07-07 CA CA002378666A patent/CA2378666A1/en not_active Abandoned
- 2000-07-07 EP EP00945283A patent/EP1196981A2/en not_active Withdrawn
- 2000-07-07 CN CN 00812260 patent/CN1379927A/en active Pending
- 2000-07-07 AU AU59252/00A patent/AU5925200A/en not_active Abandoned
- 2000-07-07 JP JP2001508576A patent/JP2003504997A/en active Pending
- 2000-07-07 WO PCT/US2000/018748 patent/WO2001003277A2/en not_active Application Discontinuation
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3754177A (en) * | 1972-09-05 | 1973-08-21 | Lectron Corp | Solid state controller |
US3824450A (en) * | 1973-05-14 | 1974-07-16 | Rca Corp | Power supply keep alive system |
US4318007A (en) * | 1979-06-12 | 1982-03-02 | Societa Italiana Telecomunicazioni Siemens S.P.A. | Circuit arrangement for controlling the energization of a load from a plurality of current sources |
US4728807A (en) * | 1984-08-02 | 1988-03-01 | Nec Corporation | Power source system comprising a plurality of power sources having negative resistance characteristics |
DE3439180A1 (en) * | 1984-10-23 | 1986-04-30 | Dr. Bruno Lange Gmbh, 1000 Berlin | Electrical apparatus |
US4924170A (en) * | 1989-01-03 | 1990-05-08 | Unisys Corporation | Current sharing modular power supply |
US5200643A (en) * | 1989-02-21 | 1993-04-06 | Westinghouse Electric Corp. | Parallel electric power supplies with current sharing and redundancy |
US5583753A (en) * | 1992-05-07 | 1996-12-10 | Fujitsu Limited | Parallel control type DC--DC converter |
JPH06339266A (en) * | 1993-05-26 | 1994-12-06 | Nec Corp | Flyback converter using mos transistor as synchronous rectifier |
JPH08223906A (en) * | 1995-02-10 | 1996-08-30 | Fujitsu Ltd | Synchronous rectification switching regulator |
JPH08289538A (en) * | 1995-04-18 | 1996-11-01 | Origin Electric Co Ltd | Dc-dc converter |
EP0741447A2 (en) * | 1995-05-04 | 1996-11-06 | AT&T IPM Corp. | Circuit and method for controlling a synchronous recifier converter |
US5920475A (en) * | 1995-05-04 | 1999-07-06 | Lucent Technologies Inc. | Circuit and method for controlling a synchronous rectifier converter |
JPH0965650A (en) * | 1995-08-29 | 1997-03-07 | Nippon Telegr & Teleph Corp <Ntt> | Dc-dc converter |
US5708571A (en) * | 1995-09-13 | 1998-01-13 | Nec Corporation | Synchronous rectifying circuit of an active clamping type with less driving loss and less continuity loss |
US5687049A (en) * | 1996-01-26 | 1997-11-11 | International Rectifier Corporation | Method and circuit for protecting power circuits against short circuit and over current faults |
US5808453A (en) * | 1996-08-21 | 1998-09-15 | Siliconix Incorporated | Synchronous current sharing pulse width modulator |
US5834925A (en) * | 1997-05-08 | 1998-11-10 | Cisco Technology, Inc. | Current sharing power supplies with redundant operation |
JPH11136934A (en) * | 1997-10-24 | 1999-05-21 | Fujitsu Ltd | Synchronous rectifying dc-dc converter |
JPH11146637A (en) * | 1997-11-06 | 1999-05-28 | Sony Corp | Power circuit and control method for power circuit |
EP0973246A1 (en) * | 1998-07-14 | 2000-01-19 | Lucent Technologies Inc. | Controller for a synchronous rectifier and power converter employing the same |
Non-Patent Citations (6)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 1995, no. 03, 28 April 1995 (1995-04-28) & JP 06 339266 A (NEC CORP.), 6 December 1994 (1994-12-06) * |
PATENT ABSTRACTS OF JAPAN vol. 1996, no. 12, 26 December 1996 (1996-12-26) & JP 08 223906 A (FUJITSU DENSO LTD), 30 August 1996 (1996-08-30) * |
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 03, 31 March 1997 (1997-03-31) & JP 08 289538 A (ORIGIN ELECTRIC CO.), 1 November 1996 (1996-11-01) * |
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 07, 31 July 1997 (1997-07-31) & JP 09 065650 A (NIPPON TELEGRAPH & TELEPHONE CORP.), 7 March 1997 (1997-03-07) * |
PATENT ABSTRACTS OF JAPAN vol. 1999, no. 10, 31 August 1999 (1999-08-31) & JP 11 136934 A (FUJITSU DENSO), 21 May 1999 (1999-05-21) * |
PATENT ABSTRACTS OF JAPAN vol. 1999, no. 10, 31 August 1999 (1999-08-31) & JP 11 146637 A (SONY CORP.), 28 May 1999 (1999-05-28) * |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002054571A1 (en) * | 2000-12-29 | 2002-07-11 | Ericsson Inc. | Method and apparatus for minimizing negative current build up in dc-dc converters with synchronous rectification |
US6490183B2 (en) | 2000-12-29 | 2002-12-03 | Ericsson, Inc. | Method and apparatus for minimizing negative current build up in DC-DC converters with synchronous rectification |
WO2005076447A1 (en) * | 2004-02-03 | 2005-08-18 | Murata Manufacturing Co., Ltd. | Switching power supply |
GB2428142A (en) * | 2004-02-03 | 2007-01-17 | Murata Manufacturing Co | Switching power supply |
GB2428142B (en) * | 2004-02-03 | 2007-08-08 | Murata Manufacturing Co | Switching power supply |
US7821239B2 (en) | 2004-02-03 | 2010-10-26 | Murata Manufacturing Co., Ltd. | Switching power supply |
GB2455568A (en) * | 2007-12-14 | 2009-06-17 | Eltek Valere As | Protection system for a resonant converter with synchronous rectification |
WO2011107844A3 (en) * | 2010-03-05 | 2011-12-29 | Toyota Jidosha Kabushiki Kaisha | Chopper circuit, dc/dc converter, and fuel cell system |
US8653802B2 (en) | 2010-03-05 | 2014-02-18 | Toyota Jidosha Kabushiki Kaisha | Chopper circuit, DC/DC converter, and fuel cell system |
CN105529800A (en) * | 2014-09-28 | 2016-04-27 | 比亚迪股份有限公司 | Charging system based on secondary control and secondary control device thereof |
CN109407592A (en) * | 2018-12-18 | 2019-03-01 | 安徽庆宇光电科技有限公司 | A kind of remote sensing monitoring control circuit |
CN109407592B (en) * | 2018-12-18 | 2024-01-19 | 安徽庆宇光电科技有限公司 | Remote sensing monitoring control circuit |
Also Published As
Publication number | Publication date |
---|---|
EP1196981A2 (en) | 2002-04-17 |
WO2001003277A3 (en) | 2001-11-01 |
CA2378666A1 (en) | 2001-07-11 |
CN1379927A (en) | 2002-11-13 |
JP2003504997A (en) | 2003-02-04 |
AU5925200A (en) | 2001-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7119524B2 (en) | Control of DC/DC converters having synchronous rectifiers | |
US6301133B1 (en) | Power supply system with ORing element and control circuit | |
US7339359B2 (en) | Terminal for multiple functions in a power supply | |
EP1196981A2 (en) | Control of dc/dc converters having synchronous rectifiers | |
US8630102B2 (en) | Ultra low standby consumption in a high power power converter | |
US6038154A (en) | Circuit and method for controlling a synchronous rectifier converter | |
TWI514732B (en) | Soft-start control system and method for an isolated dc-dc converter with secondary controller | |
CN101379685B (en) | Method and circuit for adjusting voltage | |
US20110085360A1 (en) | Method and apparatus providing a multi-function terminal for a power supply controller | |
KR100411327B1 (en) | A two stage architecture for a monitor power supply | |
EP2993773A1 (en) | Bidirectional current-sense circuit | |
JP2002330584A (en) | Method for making dissipating clamp for electric circuit, and the device | |
JP2000050623A (en) | Transient response network, method for inactivating synchronous commutator device, and power converter | |
US6249411B1 (en) | Over-voltage protection circuit and method for preventing system shutdown in a power system employing multiple power supplies | |
US20200303922A1 (en) | Power supply system and power supply apparatus | |
JP2004535150A (en) | Method and apparatus for controlling a synchronous rectifier in a power converter | |
EP0851564B1 (en) | DC-DC converter for mobile application | |
US5926383A (en) | Integrated protection circuit for a power converter and method of operation thereof | |
US5724235A (en) | Overcurrent protecting device for use in DC--DC converter | |
US5668704A (en) | Self-exciting flyback converter | |
JP2012095510A (en) | Power supply unit | |
US6292375B1 (en) | DC-DC voltage converter capable of protecting against short circuits | |
CN110620513B (en) | Resonant power converter, method for controlling resonant power converter and integrated circuit controller | |
JPS61244271A (en) | Switching regulator | |
US10530236B2 (en) | Auxiliary power supply for a gate driver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000945283 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2378666 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 008122601 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2000945283 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000945283 Country of ref document: EP |