WO2001046989A2 - Decoupling capacitors for thin gate oxides - Google Patents
Decoupling capacitors for thin gate oxides Download PDFInfo
- Publication number
- WO2001046989A2 WO2001046989A2 PCT/US2000/031352 US0031352W WO0146989A2 WO 2001046989 A2 WO2001046989 A2 WO 2001046989A2 US 0031352 W US0031352 W US 0031352W WO 0146989 A2 WO0146989 A2 WO 0146989A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- die
- voltage
- source
- drain regions
- gate
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 104
- 239000004065 semiconductor Substances 0.000 claims abstract description 34
- 239000004020 conductor Substances 0.000 claims abstract description 24
- 239000012212 insulator Substances 0.000 claims description 11
- 238000009825 accumulation Methods 0.000 description 23
- 239000000758 substrate Substances 0.000 description 13
- 235000001892 vitamin D2 Nutrition 0.000 description 11
- 230000004044 response Effects 0.000 description 10
- 239000000969 carrier Substances 0.000 description 7
- 238000013461 design Methods 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 230000009467 reduction Effects 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- 230000008901 benefit Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 230000005641 tunneling Effects 0.000 description 2
- MECHNRXZTMCUDQ-RKHKHRCZSA-N vitamin D2 Chemical compound C1(/[C@@H]2CC[C@@H]([C@]2(CCC1)C)[C@H](C)/C=C/[C@H](C)C(C)C)=C\C=C1\C[C@@H](O)CCC1=C MECHNRXZTMCUDQ-RKHKHRCZSA-N 0.000 description 2
- 239000011653 vitamin D2 Substances 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000008713 feedback mechanism Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0805—Capacitors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors with potential-jump barrier or surface barrier
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to integrated circuits and, more particularly, to decoupling capacitors in integrated circuits.
- Decoupling capacitors are used in integrated circuit (IC) design for noise decoupling. Indeed, they are heavily used in virtually all IC's.
- One type of semiconductor capacitor is called a MOS-C or metal oxide semiconductor capacitor.
- the MOS-C has two terminals separated by a dielectric region (which includes at least an insulator, such as gate oxide). One of the terminals is the gate and the other is the body (and perhaps source and drain diffusions).
- Another type of semiconductor capacitor is using a field effect transistor (FET) such as an n-channel metal oxide semiconductor FET (NMOSFET) or a p-channel metal oxide semiconductor FET (NMOSFET).
- FET field effect transistor
- NMOSFET n-channel metal oxide semiconductor FET
- NMOSFET p-channel metal oxide semiconductor FET
- the terminals are separated by a dielectric (which includes at least an insulator, such as gate oxide).
- a dielectric which includes at least an insulator, such as gate oxide.
- decoupling capacitors such as a capacitor sandwiched in between two metal lines with a high dielectric constant insulator are also possible.
- the material challenge and integration in today's MOS technology will be very difficult.
- C the capacitance C
- A the area
- d the distance.
- the current decoupling capacitors structures have voltages applied to keep the MOS-C in inversion resulting in maximum per unit area capacitance value, with good high frequency response time, and low series resistance.
- gate oxide thickness also scales in order to maintain transistors with good drive current capabilities and a good short channel behavior. As gate oxides continue to scale (e.g., below 30A), this capacitive configuration results in high leakage conduction through oxide (e.g., elevated tunneling leakage).
- the invention includes a die having a first conductor carrying a power supply voltage and a second conductor carrying a ground voltage.
- a semiconductor capacitor operating in depletion mode is coupled between the first and second conductors to provide decoupling capacitance between the first and second conductors, the semiconductor capacitor having a gate voltage.
- n+ gate poly and n+ source/drain regions in an n-body including: n+ gate poly and n+ source/drain regions in an n-body; p+ gate poly and n+ source/drain regions in an n-body; p+ gate poly and p+ source/drain regions in an n-body; p+ gate poly and p+ source/drain regions in a p-body; n+ gate poly and p+ source/drain regions in a p-body; n+ gate poly and n+ source/drain regions in a p-body.
- the power supply voltage may have a larger absolute value than does a flatband voltage.
- FIG. 1 is a schematic cross-sectional representation of a prior art capacitor.
- FIG. 2 is a graphical representation of a capacitance v. gate-to-body voltage for capacitors with n-bodies with z zero work function.
- FIG. 3 is a graphical representation of a capacitance v. gate-to-body voltage for capacitors with n-bodies with a non-zero work function.
- FIG. 4 is a schematic cross-sectional representation of a capacitor according to some embodiments of the invention.
- FIG. 5 is a schematic cross-sectional representation of a capacitor according to some embodiments of the invention.
- FIG. 6 is a schematic cross-sectional representation of a capacitor according to some embodiments of the invention.
- FIG. 7 is a graphical representation of a capacitance v. gate-to-body voltage for capacitors with p-bodies with a zero work function.
- FIG. 8 is a graphical representation of a capacitance v. gate-to-body voltage for capacitors with p-bodies with a non-zero work function.
- FIG. 9 is a schematic cross-sectional representation of a prior art capacitor.
- FIG. 10 is a schematic cross-sectional representation of a capacitor according to some embodiments of the invention.
- FIG. 1 1 is a schematic cross-sectional representation of a capacitor according to some embodiments of the invention.
- FIG. 12 is a schematic cross-sectional representation of a capacitor according to some embodiments of the invention.
- FIG. 13 is a block diagram representation of a die with a capacitor according to some embodiments of the invention.
- FIG. 14 is a block diagram representation of a die with a capacitor and voltage circuitry according to some embodiments of the invention.
- the invention involves operating semiconductor capacitors (transistor or MOS- C) in a depletion mode to reduce leakage through the insulator (e.g., gate oxide).
- a depletion mode reduces the capacitance per area.
- the area may be made bigger, which is undesirable.
- the inventors noticed that by operating in the depletion mode, the number of carriers is smaller, so there will be a smaller amount of tunneling in the gate oxide and hence less leakage.
- the idea is to move away from using a MOS-C capacitor derived from a MOS transistor structure operating in inversion mode.
- the alternative suggestion is to use a capacitor structure using the gate oxide as an insulator operating in depletion mode. Effective capacitance reduces by about 25% (approximated) while leakage reduces by approximately a factor of 100 for approximately a IV power supply technology. Capacitance reduction is observable in the C-V curve as the capacitor is biased in a depletion mode (close to accumulation region). The leakage reduction is due to the fact that we have less carriers in depleted channel under the gate oxide to tunnel through the thin gate oxide.
- the Q-factor of such capacitor will be similar to a MOS transistor cap in inversion specially if we do not rely on minority carrier generation and recombination to provide the carriers need to respond to the AC signal superimposed on the decap.
- a prior art PMOS transistor capacitor 10 includes a p- substrate, n-well, a p+ source S, a p+ drain D, p+ polysilicon gate electrode (poly) G, and an n+ body tap BT for a body B.
- transistor capacitor 10 is called a ⁇ +/p+ cap on n-body (n-well), where the first p+ signifies the poly type and the second ⁇ + signifies the type of the S/D regions. Note that in the case of a capacitive structure is not particularly meaningful to call one diffusion region a source and the other a drain, but it is done for convenience in nomenclature.
- Transistor capacitor 10 has voltage applied as follows: the body voltage Vb is at the power supply voltage Vcc (sometimes called Vdd), the source and drain voltages Vs and Vd are both Vcc, and the gate voltage V G and the p-substrate are both at ground (called Vss or 0).
- Vg is tied to Vss. In some embodiments, however, G might not be tied to Vss and might be a nonzero and non-Vcc value.
- FIG. 2 illustrates a capacitance vs. gate-to-body voltage V GB curve for n-body (e.g., n-well) capacitive structures with a zero work function because the poly and body have the same type.
- n-body e.g., n-well
- a drain and source voltage may be the same as the body voltage.
- the curve is intended to only show general relationships, not precise values or shapes. The actual curve could look somewhat different. Further, the shape of the curve may change at different frequencies. As can be seen, the capacitance is higher in accumulation and inversion and is lower in depletion.
- Vt is a threshold voltage.
- accumulation mode occurs when 0 ⁇ V GB
- depletion mode occurs when -Vt ⁇ V GB ⁇
- inversion mode occurs when V GB ⁇ -Vt.
- FIG. 3 illustrates a capacitance vs. gate-to-body voltage V GB curve for n-body capacitive structures with a non-zero work function (non-zero flat band voltage V FB .) because the poly and body have a different type.
- the curve is intended to only show general relationships, not precise values or shapes. The actual curve could look somewhat different. Further, the shape of the curve may change at different frequencies. As can be seen, the capacitance is higher in accumulation and inversion and is lower in depletion.
- V FB for a heavily doped poly is approximately 1.0 volts.
- accumulation mode occurs when V FB ⁇ V GB
- depletion mode occurs when -Vt ⁇ V GB ⁇ V FB
- inversion mode occurs when V GB ⁇ -Vt. Note that the relative distance between -Vt and 0 and between 0 and V FB between 0 and Vt is not intended to be restrictive on actual values of V FB or Vt, which may vary from embodiment to embodiment.
- transistor capacitor 10 of FIG. 1 The curve of FIG. 3 would apply because there is an n-body and the poly and body have different types, so there is a non-zero work function.
- the flatband voltage (V FB ) of this structure is approximately IV.
- V GB -Vcc, which is more negative than is - Vt. Therefore, transistor capacitor 10 is in the inversion mode (more specifically, the channel is in inversion because it includes holes which are an opposite type of the body). Accordingly, it has a very high (perhaps a maximum) capacitance per unit area, very good frequency response and low series resistance. However, it also has leakage through gate oxide, especially for thin gate oxides is also high (perhaps a maximum).
- Vcc should be greater than Vt for this decap configuration.
- the capacitance as a function of frequency and resistance in series with the cap (for displacement current) are representative of the Q-factor of the decap.
- the flatband voltage (V FB ) is about IV (not zero) for the PMOS cap in inversion because p+ poly gate and n-body.
- FIG. 4 illustrates a MOS-C 40 according to some embodiments of the invention.
- MOS metal oxide semiconductor
- MOS-C 40 is designated n+/n+ on n-body, according to the above described nomenclature (i.e., poly is n+, S/D is n+).
- Vg is Vcc and S/D/B are at 0 (Vss). The curve of FIG. 2 will apply because an n-well is used and the poly and body have the same type.
- V FB of MOS-C 40 is 0V.
- V GB Vcc, so MOS-C 40 is in the accumulation mode (the channel is accumulated by electrons, which are the same type as the body). With the configuration of FIG. 4, it may be desirable to allow such a layout (drawing n-poly on n-well) in design tools.
- MOS-C 40 works with all Vcc values. It has high (good) capacitance per unit area at slightly lower leakage. It has £;ood frequency response and low series resistance.
- FIG. 5 illustrates MOS-C 50 according to some embodiments of the invention.
- MOS-C 40 is designated p+/n+ on n-body, according to the above described nomenclature.
- Vg is Vcc and S/D/B are at 0 (Vss). The curve of FIG. 3 will apply because an n-well is used and the poly and body have a different type.
- V FB of MOS-C 50 is approximately IV.
- V GB Vcc. If Vcc > V FB , then MOS-C 50 is in the accumulation mode (channel accumulates) and if MOS-C ⁇ V FB , then MOS-C 40 is in the depletion mode (channel depletes).
- Vcc V FB
- Vcc V FB
- MOS-C 50 has lower capacitance per unit area but with much lower leakage because of the depletion mode (there are fewer carriers to leak). It has good frequency response, but may have high series resistance. Note that the structure resembles the buried channel MOS transistor structure.
- FIG. 6 illustrates a PMOS transistor capacitor 60 MOS-C 60 according to some embodiments of the invention.
- Transistor capacitor 60 is designated p+/p+ on n-body, according to the above described nomenclature.
- Vg is Vcc and S/D/B are at 0 (Vss) (opposite of FIG. 1). The curve of FIG. 3 will apply because an n-well is used and the poly and body have a different type.
- V FB of MOS-C 50 is approximately IV.
- V GB Vcc. If Vcc > V FB , then MOS-C 60 is in the accumulation mode (channel accumulates) and if MOS-C ⁇ V FB , then MOS-C 60 is in the depletion mode (channel depletes).
- Vcc is less than V FB so that MOS-C 60 will be in the depletion mode and leakage will be reduced.
- MOS-C 60 has lower capacitance per unit area but with much lower leakage because of the depletion mode (there are fewer carriers to leak). However, frequency response and series resistance may be an issue.
- Decoupling capacitors with p-body The following describe examples of transistors and MOS-C capacitive structures with p-bodies (p-well or p-substrate). Note that although p-wells are shown the body could be just the p-substrate. Further, the substrate could be an n-type with a p-well.
- FIG. 7 illustrates a capacitance vs. gate-to-body voltage V GB curve for p-body capacitive structures with a zero work function because the poly and body have the same type.
- the curve is intended to only show general relationships, not precise values or shapes. The actual curve could look somewhat different. Further, the shape of the curve may change at different frequencies.
- the capacitance is higher in accumulation and inversion and is lower in depletion. Generally, although the boundaries between accumulation, depletion, and inversion modes may be inexact, accumulation mode occurs when V GB ⁇ 0, depletion mode occurs when 0 ⁇ V GB ⁇ Vt, and inversion mode occurs when V GB > Vt.
- FIG. 8 illustrates a capacitance vs. gate-to-body voltage V GB curve for p-body capacitive structures with a non-zero work function (non-zero flat band voltage V FB .) because the poly and body have a different type.
- the curve is intended to only show general relationships, not precise values or shapes. The actual curve could look somewhat different. Further, the shape of the curve may change at different frequencies. As can be seen, the capacitance is higher in accumulation and inversion and is lower in depletion.
- V FB for a heavily doped poly is approximately 1.0 volts (although it is in the negative region of the curve).
- accumulation mode occurs when V GB ⁇ - V FB (e.g., -lv)
- depletion mode occurs when -V FB ⁇ V GB ⁇ Vt
- inversion mode occurs when Vt ⁇ V GB .
- the relative distance between -V FB and 0 and between 0 and Vt is not intended to be restrictive on actual values of V FB or Vt, which may vary from embodiment to embodiment.
- FIG. 9 illustrates a prior art NMOS transistor capacitor 90 designated is designated n+/n+ on p-body, according to the above described nomenclature.
- it is a p-body is a p-substrate, but it could be a p-well on an n-substrate or a p-well in a p-substrate.
- Vg Vcc and S/D B are 0 (Vss). Since the poly and body have a different type, the curve of FIG. 8 is used.
- V GB Vcc. On curve 8, Vcc is greater than Vt, so transistor capacitor 90 is operating in inversion mode (the channel is in inversion).
- Decap 90 does not require a triple well process and uses no special layout requirements. It has very high (perhaps a maximum) capacitance per unit area, very good frequency response and low series resistance. The main issue is that leakage through gate oxide specially for thin gate oxides is also high (perhaps a maximum). Vcc should be greater than Vt for this decap configuration.
- capacitor 100 includes an n-body or other insulator between the p-well and p-substrate. The purpose is to prevent the Vcc voltage from influencing the voltage of the substrate or other bodies.
- Decap 100 works with all Vcc values. It has high (good) capacitance per unit area at slightly lower leakage. It has good frequency response and low series resistance.
- FIG. 11 illustrates a MOS-C capacitor 110 with a n+/p+ on p-body configuration, according to the above-described nomenclature. Although a p-well is illustrated it is not necessary.
- V GB -Vcc. If Vcc > V FB (-Vcc ⁇ -V FB ), then capacitor 110 would be in accumulation mode (channel would be accumulated). If Vcc ⁇ V FB (-Vcc > -V FB ), then capacitor 110 would be in depletion mode (channel would be depleted).
- capacitor 1 10 includes an n-body or other insulator between the p-well and p-substrate. Capacitor 110 has lower capacitance per unit area at much lower leakage. It has good frequency response, but high series resistance.
- capacitor 120 If Vcc > V FB (-Vcc ⁇ -V FB ), then capacitor 120 would be in accumulation mode (channel would be accumulated). If Vcc ⁇ V FB (-Vcc > -V FB ), then capacitor 120 would be in depletion mode (channel would be depleted). To help with leakage, in some embodiments, the depletion mode is used. In some embodiments, capacitor 120 includes an n-body or other insulator between the p-well and p-substrate. Leakage is good (lower) in this configuration. However, frequency response and series resistance may be an issue. This configuration may require a triple well process.
- FIG. 13 illustrates a die 130 in which capacitors (e.g., capacitor 134) including one or more of the configurations described herein may be included.
- Die 130 may be any of a various types of electrical devices including a microprocessor, DSP (digital signal processor), embedded controller, ASIC (application specific integrated circuit), and communication chip.
- DSP digital signal processor
- ASIC application specific integrated circuit
- a die 140 includes capacitor 134 (which is representative of one or more of the various capacitors described therein).
- Die 140 includes voltage circuitry 142, which can provide the voltage(s) for one or more of the body, gate, and source/dr in to provide a desired capacitance level. Changing the body voltage may make a capa ;itor have a forward or reverse body bias. Note that Vt changes as the body bias changes. There may also be a feedback mechanism to obtain a desired capacitance level.
- capacitance may be reduced by approximately 25%, while leakage reduces by approximately a factor of 100 for approximately a IV power supply technology.
- Capacitance reduction is observable in the C-V curve as the capacitor is biased in a depletion mode (close to accumulation region).
- the leakage reduction is due to there being fewer carriers in depleted channel under the gate oxide to tunnel through the thin gate oxide.
- the Q-factor of such capacitor will be similar to a MOS transistor cap in inversion specially if we do not rely on minority carrier generation and recombination to provide the carriers need to respond to the AC signal superimposed on the decap.
- the invention accordingly supports additional supply voltage scaling and development of process technologies for low voltage, high performance and low power CMOS circuits.
- Our proposed solution is compatible with current processing technology.
- the invention may be used in connection with SOI (silicon on insulator) configurations.
- FETs other than MOSFETs could be used. Although the illustrated embodiments include enhancement mode transistors, depletion mode transistors could be used with modifications to the circuit which would be apparent to those skilled in the art having the benefit of this disclosure.
- p+/p+ on N-Well means a capacitor with p+ poly and p+ S/D regions on N-Well
- V FB - 1 V used for Vcc column
- TW May use triple well to insulate body of capacitor
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001547425A JP4954413B2 (en) | 1999-12-22 | 2000-11-13 | Thin gate oxide decoupling capacitor |
GB0215177A GB2374462B (en) | 1999-12-22 | 2000-11-13 | Decoupling capacitors for thin gate oxides |
DE10085347T DE10085347B4 (en) | 1999-12-22 | 2000-11-13 | Use of a MOS structure as suppression capacitor for thin gate oxides |
AU30726/01A AU3072601A (en) | 1999-12-22 | 2000-11-13 | Decoupling capacitors for thin gate oxides |
HK02108392.5A HK1046776B (en) | 1999-12-22 | 2002-11-20 | Decoupling capacitors for thin gate oxides |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/469,406 | 1999-12-22 | ||
US09/469,406 US6828638B2 (en) | 1999-12-22 | 1999-12-22 | Decoupling capacitors for thin gate oxides |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001046989A2 true WO2001046989A2 (en) | 2001-06-28 |
WO2001046989A3 WO2001046989A3 (en) | 2002-05-10 |
Family
ID=23863664
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/031352 WO2001046989A2 (en) | 1999-12-22 | 2000-11-13 | Decoupling capacitors for thin gate oxides |
Country Status (8)
Country | Link |
---|---|
US (1) | US6828638B2 (en) |
JP (1) | JP4954413B2 (en) |
KR (1) | KR100532208B1 (en) |
AU (1) | AU3072601A (en) |
DE (1) | DE10085347B4 (en) |
GB (1) | GB2374462B (en) |
HK (1) | HK1046776B (en) |
WO (1) | WO2001046989A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1326284A2 (en) * | 2001-12-27 | 2003-07-09 | Broadcom Corporation | A thick oxide P-gate NMOS capacitor for use in a phase-locked loop circuit and method of making same |
JP4719002B2 (en) * | 2003-08-05 | 2011-07-06 | エプソントヨコム株式会社 | Piezoelectric oscillator |
FR2982707A1 (en) * | 2011-11-10 | 2013-05-17 | St Microelectronics Sa | Capacitor for use in silicon on insulator type integrated circuit, has metal oxide semiconductor transistor whose source and drain are connected to node and gate, and semiconductor substrate connected to another node |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6917544B2 (en) | 2002-07-10 | 2005-07-12 | Saifun Semiconductors Ltd. | Multiple use memory chip |
US6809386B2 (en) * | 2002-08-29 | 2004-10-26 | Micron Technology, Inc. | Cascode I/O driver with improved ESD operation |
US7136304B2 (en) | 2002-10-29 | 2006-11-14 | Saifun Semiconductor Ltd | Method, system and circuit for programming a non-volatile memory array |
US7178004B2 (en) | 2003-01-31 | 2007-02-13 | Yan Polansky | Memory array programming circuit and a method for using the circuit |
JP4046634B2 (en) * | 2003-04-08 | 2008-02-13 | Necエレクトロニクス株式会社 | Voltage-controlled capacitance element and semiconductor integrated circuit |
JP2005175003A (en) * | 2003-12-08 | 2005-06-30 | Matsushita Electric Ind Co Ltd | Decoupling capacitor and semiconductor integrated circuit |
DE102004006484A1 (en) | 2004-02-10 | 2005-08-25 | Infineon Technologies Ag | Integrated circuit with electrostatic discharge (ESD) resistant capacitor located in N-trough, with certain polarity of capacitor permitting formation depletion zone in trough and high ESD strength of capacitor |
US7256438B2 (en) * | 2004-06-08 | 2007-08-14 | Saifun Semiconductors Ltd | MOS capacitor with reduced parasitic capacitance |
WO2006037376A1 (en) * | 2004-10-06 | 2006-04-13 | Freescale Semiconductor, Inc | A varactor |
US7638850B2 (en) | 2004-10-14 | 2009-12-29 | Saifun Semiconductors Ltd. | Non-volatile memory structure and method of fabrication |
US8053812B2 (en) | 2005-03-17 | 2011-11-08 | Spansion Israel Ltd | Contact in planar NROM technology |
US7804126B2 (en) | 2005-07-18 | 2010-09-28 | Saifun Semiconductors Ltd. | Dense non-volatile memory array and method of fabrication |
US7668017B2 (en) | 2005-08-17 | 2010-02-23 | Saifun Semiconductors Ltd. | Method of erasing non-volatile memory cells |
US8116142B2 (en) * | 2005-09-06 | 2012-02-14 | Infineon Technologies Ag | Method and circuit for erasing a non-volatile memory cell |
US7808818B2 (en) | 2006-01-12 | 2010-10-05 | Saifun Semiconductors Ltd. | Secondary injection for NROM |
US7477541B2 (en) * | 2006-02-14 | 2009-01-13 | International Business Machines Corporation | Memory elements and methods of using the same |
US7358823B2 (en) * | 2006-02-14 | 2008-04-15 | International Business Machines Corporation | Programmable capacitors and methods of using the same |
US8253452B2 (en) | 2006-02-21 | 2012-08-28 | Spansion Israel Ltd | Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same |
US7692961B2 (en) | 2006-02-21 | 2010-04-06 | Saifun Semiconductors Ltd. | Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection |
US7760554B2 (en) | 2006-02-21 | 2010-07-20 | Saifun Semiconductors Ltd. | NROM non-volatile memory and mode of operation |
US7701779B2 (en) | 2006-04-27 | 2010-04-20 | Sajfun Semiconductors Ltd. | Method for programming a reference cell |
EP2100333A4 (en) * | 2007-01-01 | 2012-05-09 | Sandisk Technologies Inc | Integrated circuits and methods with two types of decoupling capacitors |
KR100907020B1 (en) * | 2008-02-25 | 2009-07-08 | 주식회사 하이닉스반도체 | Apparatus for supplying power in semiconductor integrated circuit and input impedance control method of the same |
KR102143520B1 (en) * | 2014-09-17 | 2020-08-11 | 삼성전자 주식회사 | Pumping capacitor |
US9837555B2 (en) | 2015-04-15 | 2017-12-05 | Futurewei Technologies, Inc. | Apparatus and method for a low loss coupling capacitor |
US10510906B2 (en) * | 2016-07-01 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company Ltd. | MOS capacitor, semiconductor fabrication method and MOS capacitor circuit |
JP7027176B2 (en) * | 2018-01-22 | 2022-03-01 | ラピスセミコンダクタ株式会社 | Semiconductor device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5032892A (en) * | 1988-05-31 | 1991-07-16 | Micron Technology, Inc. | Depletion mode chip decoupling capacitor |
US5962887A (en) * | 1996-06-18 | 1999-10-05 | Micron Technology, Inc. | Metal-oxide-semiconductor capacitor |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59154077A (en) * | 1983-02-23 | 1984-09-03 | Clarion Co Ltd | Variable capacitance element |
JPH0513680A (en) * | 1990-10-26 | 1993-01-22 | Seiko Epson Corp | Semiconductor device |
US5173835A (en) | 1991-10-15 | 1992-12-22 | Motorola, Inc. | Voltage variable capacitor |
US5341009A (en) * | 1993-07-09 | 1994-08-23 | Harris Corporation | Fast charging MOS capacitor structure for high magnitude voltage of either positive or negative polarity |
US5405790A (en) | 1993-11-23 | 1995-04-11 | Motorola, Inc. | Method of forming a semiconductor structure having MOS, bipolar, and varactor devices |
US5615096A (en) | 1994-06-06 | 1997-03-25 | Motorola, Inc. | Direct current power supply conditioning circuit |
JPH0883887A (en) * | 1994-09-14 | 1996-03-26 | Nissan Motor Co Ltd | Semiconductor protector |
US5563779A (en) | 1994-12-05 | 1996-10-08 | Motorola, Inc. | Method and apparatus for a regulated supply on an integrated circuit |
US5883423A (en) * | 1996-02-23 | 1999-03-16 | National Semiconductor Corporation | Decoupling capacitor for integrated circuit signal driver |
JP2795259B2 (en) * | 1996-04-17 | 1998-09-10 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
JPH10107235A (en) * | 1996-09-27 | 1998-04-24 | Hitachi Ltd | Method for constituting gate array lsi and circuit device using the same |
JPH10163421A (en) * | 1996-11-29 | 1998-06-19 | Sanyo Electric Co Ltd | Semiconductor integrated circuit |
JPH10256489A (en) * | 1997-03-14 | 1998-09-25 | Mitsubishi Electric Corp | Semiconductor device |
US5965912A (en) | 1997-09-03 | 1999-10-12 | Motorola, Inc. | Variable capacitor and method for fabricating the same |
-
1999
- 1999-12-22 US US09/469,406 patent/US6828638B2/en not_active Expired - Lifetime
-
2000
- 2000-11-13 WO PCT/US2000/031352 patent/WO2001046989A2/en active IP Right Grant
- 2000-11-13 KR KR10-2002-7008085A patent/KR100532208B1/en not_active IP Right Cessation
- 2000-11-13 JP JP2001547425A patent/JP4954413B2/en not_active Expired - Fee Related
- 2000-11-13 DE DE10085347T patent/DE10085347B4/en not_active Expired - Fee Related
- 2000-11-13 GB GB0215177A patent/GB2374462B/en not_active Expired - Fee Related
- 2000-11-13 AU AU30726/01A patent/AU3072601A/en not_active Abandoned
-
2002
- 2002-11-20 HK HK02108392.5A patent/HK1046776B/en unknown
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5032892A (en) * | 1988-05-31 | 1991-07-16 | Micron Technology, Inc. | Depletion mode chip decoupling capacitor |
US5962887A (en) * | 1996-06-18 | 1999-10-05 | Micron Technology, Inc. | Metal-oxide-semiconductor capacitor |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1326284A2 (en) * | 2001-12-27 | 2003-07-09 | Broadcom Corporation | A thick oxide P-gate NMOS capacitor for use in a phase-locked loop circuit and method of making same |
EP1326284A3 (en) * | 2001-12-27 | 2008-11-26 | Broadcom Corporation | A thick oxide P-gate NMOS capacitor for use in a phase-locked loop circuit and method of making same |
US7547956B2 (en) | 2001-12-27 | 2009-06-16 | Broadcom Corporation | Thick oxide P-gate NMOS capacitor for use in a low-pass filter of a circuit and method of making same |
US8148219B2 (en) | 2001-12-27 | 2012-04-03 | Broadcom Corporation | Thick oxide P-gate NMOS capacitor for use in a low-pass filter of a circuit and method of making same |
JP4719002B2 (en) * | 2003-08-05 | 2011-07-06 | エプソントヨコム株式会社 | Piezoelectric oscillator |
FR2982707A1 (en) * | 2011-11-10 | 2013-05-17 | St Microelectronics Sa | Capacitor for use in silicon on insulator type integrated circuit, has metal oxide semiconductor transistor whose source and drain are connected to node and gate, and semiconductor substrate connected to another node |
Also Published As
Publication number | Publication date |
---|---|
AU3072601A (en) | 2001-07-03 |
DE10085347B4 (en) | 2009-04-09 |
HK1046776A1 (en) | 2003-01-24 |
GB0215177D0 (en) | 2002-08-07 |
US6828638B2 (en) | 2004-12-07 |
KR20020089311A (en) | 2002-11-29 |
GB2374462A (en) | 2002-10-16 |
JP2004501501A (en) | 2004-01-15 |
KR100532208B1 (en) | 2005-11-29 |
WO2001046989A3 (en) | 2002-05-10 |
JP4954413B2 (en) | 2012-06-13 |
US20020140109A1 (en) | 2002-10-03 |
DE10085347T1 (en) | 2003-01-30 |
HK1046776B (en) | 2004-12-03 |
GB2374462B (en) | 2004-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6828638B2 (en) | Decoupling capacitors for thin gate oxides | |
US8119474B2 (en) | High performance capacitors in planar back gates CMOS | |
US5264723A (en) | Integrated circuit with MOS capacitor for improved ESD protection | |
US7898033B2 (en) | Semiconductor device | |
US20030001658A1 (en) | Semiconductor device | |
US10541328B2 (en) | Semiconductor device capable of high-voltage operation | |
US10026753B2 (en) | Method for compensating for temperature effects in semiconductor device structures using a diode structure and a tunable resistor | |
US20070034959A1 (en) | Integrated circuit arrangements with ESD-resistant capacitor and corresponding method of production | |
US6262459B1 (en) | High-voltage device and method for manufacturing high-voltage device | |
US6590247B2 (en) | MOS capacitor with wide voltage and frequency operating ranges | |
US6376870B1 (en) | Low voltage transistors with increased breakdown voltage to substrate | |
US6285052B1 (en) | Integrated capacitor | |
US20230014120A1 (en) | Breakdown voltage capability of high voltage device | |
JPS6386465A (en) | Method of forming capacitor on substrate | |
US8264039B2 (en) | High-voltage LDMOSFET and applications therefor in standard CMOS | |
US5602410A (en) | Off-state gate-oxide field reduction in CMOS | |
US5517048A (en) | Pad structure with parasitic MOS transistor for use with semiconductor devices | |
US5378913A (en) | MOS transistor having three gate electrodes | |
US20030203544A1 (en) | CMOS transistor on thin silicon-on-insulator using accumulation as conduction mechanism | |
JP2002343971A (en) | Semiconductor device | |
CN103681823A (en) | Semiconductor device | |
EP0534329A2 (en) | Notched insulation gate static induction transistor integrated circuit | |
JPH03792B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020027008085 Country of ref document: KR |
|
ENP | Entry into the national phase |
Ref document number: 2001 547425 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 200215177 Country of ref document: GB Kind code of ref document: A |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027008085 Country of ref document: KR |
|
RET | De translation (de og part 6b) |
Ref document number: 10085347 Country of ref document: DE Date of ref document: 20030130 Kind code of ref document: P |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10085347 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020027008085 Country of ref document: KR |