WO2001075892A3 - Synchronous flash memory with concurrent write and read operation - Google Patents

Synchronous flash memory with concurrent write and read operation Download PDF

Info

Publication number
WO2001075892A3
WO2001075892A3 PCT/US2001/010375 US0110375W WO0175892A3 WO 2001075892 A3 WO2001075892 A3 WO 2001075892A3 US 0110375 W US0110375 W US 0110375W WO 0175892 A3 WO0175892 A3 WO 0175892A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
data
write
flash memory
array
Prior art date
Application number
PCT/US2001/010375
Other languages
French (fr)
Other versions
WO2001075892A2 (en
Inventor
Frankie F Roohparvar
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/628,184 external-priority patent/US6851026B1/en
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to JP2001573484A priority Critical patent/JP3779209B2/en
Priority to AU2001251169A priority patent/AU2001251169A1/en
Priority to DE10196002T priority patent/DE10196002B3/en
Publication of WO2001075892A2 publication Critical patent/WO2001075892A2/en
Publication of WO2001075892A3 publication Critical patent/WO2001075892A3/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2281—Timing of a read operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/229—Timing of a write operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
    • G11C2216/22—Nonvolatile memory in which reading can be carried out from one memory bank or array whilst a word or sector in another bank or array is being erased or programmed simultaneously

Abstract

A synchronous flash memory includes an array of non-volatile memory cells. The memory array is arranged in rows and columns, and can be further arranged in addressable blocks. Data communication connections are used for bi-directional data communication with an external device(s), such as a processor or other memory controller. A write latch is coupled between the data buffer and the memory array to latch data provided on the data communication connections. The memory can write data to one location, such as a memory array block, while data is read from a second location, such as a second memory array block. The write and read operations are performed on a common addressable row of the array blocks.
PCT/US2001/010375 2000-03-30 2001-03-30 Synchronous flash memory with concurrent write and read operation WO2001075892A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2001573484A JP3779209B2 (en) 2000-03-30 2001-03-30 Synchronous flash memory having a function of executing read processing and write processing in parallel
AU2001251169A AU2001251169A1 (en) 2000-03-30 2001-03-30 Synchronous flash memory with concurrent write and read operation
DE10196002T DE10196002B3 (en) 2000-03-30 2001-03-30 Synchronous nonvolatile memory and method for operating a synchronous nonvolatile memory

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US19350600P 2000-03-30 2000-03-30
US60/193,506 2000-03-30
US09/628,184 US6851026B1 (en) 2000-07-28 2000-07-28 Synchronous flash memory with concurrent write and read operation
US09/628,184 2000-07-28

Publications (2)

Publication Number Publication Date
WO2001075892A2 WO2001075892A2 (en) 2001-10-11
WO2001075892A3 true WO2001075892A3 (en) 2002-05-23

Family

ID=26889068

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/010375 WO2001075892A2 (en) 2000-03-30 2001-03-30 Synchronous flash memory with concurrent write and read operation

Country Status (5)

Country Link
JP (1) JP3779209B2 (en)
KR (1) KR100438634B1 (en)
AU (1) AU2001251169A1 (en)
DE (1) DE10196002B3 (en)
WO (1) WO2001075892A2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4472701B2 (en) * 2004-07-29 2010-06-02 スパンション エルエルシー Nonvolatile storage device information setting method, nonvolatile storage device, and system equipped with the same
WO2007023544A1 (en) * 2005-08-25 2007-03-01 Spansion Llc Memory device, control method of memory device, and control method of memory control apparatus
JP2007164938A (en) 2005-12-16 2007-06-28 Matsushita Electric Ind Co Ltd Semiconductor memory apparatus
US7639540B2 (en) 2007-02-16 2009-12-29 Mosaid Technologies Incorporated Non-volatile semiconductor memory having multiple external power supplies
KR101293226B1 (en) 2011-06-30 2013-08-05 (주)아토솔루션 Nonvolatile memory device, electronic control system, and method of operating the nonvolatile memory device
US11269779B2 (en) 2020-05-27 2022-03-08 Microsoft Technology Licensing, Llc Memory system with a predictable read latency from media with a long write latency
DE102021107044A1 (en) 2021-03-10 2022-09-15 Elmos Semiconductor Se Safety-relevant computer system with a data memory and a data memory
CN113343319B (en) * 2021-06-29 2024-04-02 珠海一微半导体股份有限公司 FLASH type identification method and type identification system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5602781A (en) * 1994-03-17 1997-02-11 Hitachi, Inc. Memory device having a plurality of sets of data buffers
US5666322A (en) * 1995-09-21 1997-09-09 Nec Electronics, Inc. Phase-locked loop timing controller in an integrated circuit memory
US5959887A (en) * 1997-07-09 1999-09-28 Fujitsu Limited Electrically erasable programmable nonvolatile semiconductor memory having dual operation function
US6011751A (en) * 1997-12-25 2000-01-04 Kabushiki Kaisha Toshiba Sychronous semiconductor memory device with burst address counter operating under linear/interleave mode of single data rate/double data rate scheme

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5245572A (en) * 1991-07-30 1993-09-14 Intel Corporation Floating gate nonvolatile memory with reading while writing capability

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5602781A (en) * 1994-03-17 1997-02-11 Hitachi, Inc. Memory device having a plurality of sets of data buffers
US5666322A (en) * 1995-09-21 1997-09-09 Nec Electronics, Inc. Phase-locked loop timing controller in an integrated circuit memory
US5959887A (en) * 1997-07-09 1999-09-28 Fujitsu Limited Electrically erasable programmable nonvolatile semiconductor memory having dual operation function
US6011751A (en) * 1997-12-25 2000-01-04 Kabushiki Kaisha Toshiba Sychronous semiconductor memory device with burst address counter operating under linear/interleave mode of single data rate/double data rate scheme

Also Published As

Publication number Publication date
DE10196002T1 (en) 2003-03-13
DE10196002B3 (en) 2012-11-08
WO2001075892A2 (en) 2001-10-11
KR20020086746A (en) 2002-11-18
KR100438634B1 (en) 2004-07-02
JP2003529880A (en) 2003-10-07
JP3779209B2 (en) 2006-05-24
AU2001251169A1 (en) 2001-10-15

Similar Documents

Publication Publication Date Title
AU2001277210A1 (en) Synchronous flash memory with status burst output
EP1143455A3 (en) Nonvolatile semiconductor memory device
EP1209686A3 (en) An improved integrated circuit memory device having interleaved read and program capabilities and methods of operating same
TWI266326B (en) Nonvolatile semiconductor memory device having protection function for each memory block
WO2001069602A3 (en) Ferroelectric memory and method of operating same
EP0264893A3 (en) Semiconductor memory
EP0910091A3 (en) Dual-port programmable logic device variable depth and width memory array
HK1052248A1 (en) Mobile communication device having integrated embedded flash and sram memory
TW363165B (en) Multibyte operations for a flash memory
AU2001297851A1 (en) Novel method and structure for efficient data verification operation for non-volatile memories
TW200634843A (en) Page buffer circuit of flash memory device
WO2007134247A3 (en) Dynamic cell bit resolution
EP0797212A3 (en) Semiconductor device and memory system
EP0262468A3 (en) Reconfigurable fifo memory device
JP2003204001A5 (en)
WO2003050690A3 (en) Sequential nibble burst ordering for data
EP1215678A3 (en) Semiconductor memory, and memory access method
WO2003007303A3 (en) Memory device having different burst order addressing for read and write operations
AU2003265846A1 (en) Contactless uniform-tunneling separate p-well (cusp) non-volatile memory array architecture, fabrication and operation
TW200612430A (en) Semiconductor memory device and package thereof, and memory card using the same
EP0337433A3 (en) Cell array pattern layout of semiconductor memory device
TW200506640A (en) Controlling memory access devices in a data driven architecture mesh array
WO2001075892A3 (en) Synchronous flash memory with concurrent write and read operation
WO2002019340A1 (en) Semiconductor storage and its refreshing method
WO2005064615A3 (en) Memory gain cell

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2001 573484

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1020027013090

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020027013090

Country of ref document: KR

122 Ep: pct application non-entry in european phase
WWG Wipo information: grant in national office

Ref document number: 1020027013090

Country of ref document: KR

REG Reference to national code

Ref country code: DE

Ref legal event code: 8607