WO2001090864A3 - Timing control means for automatic compensation of timing uncertainties - Google Patents

Timing control means for automatic compensation of timing uncertainties Download PDF

Info

Publication number
WO2001090864A3
WO2001090864A3 PCT/RU2001/000202 RU0100202W WO0190864A3 WO 2001090864 A3 WO2001090864 A3 WO 2001090864A3 RU 0100202 W RU0100202 W RU 0100202W WO 0190864 A3 WO0190864 A3 WO 0190864A3
Authority
WO
WIPO (PCT)
Prior art keywords
timing
register
uncertainties
timing control
probability
Prior art date
Application number
PCT/RU2001/000202
Other languages
French (fr)
Other versions
WO2001090864A2 (en
Inventor
Igor Anatolievich Abrosimov
Alexander Roger Deas
Original Assignee
Igor Anatolievich Abrosimov
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from PCT/RU2000/000188 external-priority patent/WO2001091131A1/en
Application filed by Igor Anatolievich Abrosimov filed Critical Igor Anatolievich Abrosimov
Priority to AU2001274700A priority Critical patent/AU2001274700A1/en
Priority to JP2001587191A priority patent/JP2004501554A/en
Priority to EP01941340A priority patent/EP1360569A2/en
Priority to US09/898,250 priority patent/US6834255B2/en
Publication of WO2001090864A2 publication Critical patent/WO2001090864A2/en
Publication of WO2001090864A3 publication Critical patent/WO2001090864A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0037—Delay of clock signal
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2254—Calibration
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Abstract

The present invention relates to the reducing timing uncertainties in high-performance digital circuitry and more specifically, to a timing control means and a method for minimizing timing uncertainties due to skew and jitter. A means for the compensation of timing errors in multiple channel electronic devices comprising at least one register having a plurality of channels comprises: a clock for providing a clock signal; a reference signal generator for generating reference signals for deskewing the registers; wherein for each said register a corresponding feedback loop is associated for the relative alignment of register's timing, the feedback loop comprising a means for detecting a deviation from a predetermined level of probability of reading by said register a desired symbol on a boundary of two reference channel symbols in a sequence and a set of delay means which uses the detected values of probability to generate a feedback signal. The invention is preferably implemented in a self calibrated receiver and a self calibrating transmitter. Also, the invention can be employed in a digital interface between two items or within a circuit where there is a requirement for tight timing control such as requirement for a low skew between the channels of a register.
PCT/RU2001/000202 2000-05-22 2001-05-22 Timing control means for automatic compensation of timing uncertainties WO2001090864A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AU2001274700A AU2001274700A1 (en) 2000-05-22 2001-05-22 Timing control means for automatic compensation of timing uncertainties
JP2001587191A JP2004501554A (en) 2000-05-22 2001-05-22 Timing control means for automatically compensating for timing uncertainty
EP01941340A EP1360569A2 (en) 2000-05-22 2001-05-22 Timing control means for automatic compensation of timing uncertainties
US09/898,250 US6834255B2 (en) 2000-05-22 2001-07-03 Timing control means for automatic compensation of timing uncertainties

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
RUPCT/RU00/00188 2000-05-22
PCT/RU2000/000188 WO2001091131A1 (en) 2000-05-22 2000-05-22 Timing control means for automatic compensation of timing uncertainties
US22811500P 2000-08-28 2000-08-28
US60/228,115 2000-08-28

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US09/898,250 Continuation-In-Part US6834255B2 (en) 2000-05-22 2001-07-03 Timing control means for automatic compensation of timing uncertainties

Publications (2)

Publication Number Publication Date
WO2001090864A2 WO2001090864A2 (en) 2001-11-29
WO2001090864A3 true WO2001090864A3 (en) 2003-01-03

Family

ID=26653587

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/RU2001/000202 WO2001090864A2 (en) 2000-05-22 2001-05-22 Timing control means for automatic compensation of timing uncertainties

Country Status (5)

Country Link
US (1) US6834255B2 (en)
EP (1) EP1360569A2 (en)
JP (1) JP2004501554A (en)
AU (1) AU2001274700A1 (en)
WO (1) WO2001090864A2 (en)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4118536B2 (en) * 2001-07-03 2008-07-16 株式会社東芝 Clock delay setting method
US7231306B1 (en) * 2002-04-30 2007-06-12 Rambus Inc. Method and apparatus for calibrating static timing offsets across multiple outputs
US7072355B2 (en) * 2003-08-21 2006-07-04 Rambus, Inc. Periodic interface calibration for high speed communication
US7050919B1 (en) * 2003-11-19 2006-05-23 Analog Devices, Inc. Method and apparatus for autocalibrating a plurality of phase-delayed clock signal edges within a reference clock period
US8422568B2 (en) 2004-01-28 2013-04-16 Rambus Inc. Communication channel calibration for drift conditions
US7400670B2 (en) 2004-01-28 2008-07-15 Rambus, Inc. Periodic calibration for communication channels by drift tracking
US7095789B2 (en) 2004-01-28 2006-08-22 Rambus, Inc. Communication channel calibration for drift conditions
US7158536B2 (en) 2004-01-28 2007-01-02 Rambus Inc. Adaptive-allocation of I/O bandwidth using a configurable interconnect topology
US6961862B2 (en) 2004-03-17 2005-11-01 Rambus, Inc. Drift tracking feedback for communication channels
US7061285B2 (en) * 2004-04-15 2006-06-13 Woods Paul R Clock doubler
US7024326B2 (en) * 2004-04-30 2006-04-04 Infineon Technologies Ag Method of optimizing the timing between signals
US7978754B2 (en) * 2004-05-28 2011-07-12 Rambus Inc. Communication channel calibration with nonvolatile parameter store for recovery
US7516029B2 (en) 2004-06-09 2009-04-07 Rambus, Inc. Communication channel calibration using feedback
US7535958B2 (en) * 2004-06-14 2009-05-19 Rambus, Inc. Hybrid wired and wireless chip-to-chip communications
GB2415555B (en) * 2004-06-26 2008-05-28 Plus Design Ltd Signalling method
US7551646B1 (en) * 2004-09-10 2009-06-23 Xilinx, Inc. Data alignment and deskewing module
US7489739B2 (en) * 2004-09-17 2009-02-10 Rambus, Inc. Method and apparatus for data recovery
US7457589B2 (en) * 2004-11-30 2008-11-25 Infineon Technologies Ag Circuit and method for transmitting a signal
US7262637B2 (en) 2005-03-22 2007-08-28 Micron Technology, Inc. Output buffer and method having a supply voltage insensitive slew rate
US7647028B2 (en) * 2005-04-06 2010-01-12 Skyworks Solutions, Inc. Internal calibration system for a radio frequency (RF) transmitter
US7212045B2 (en) * 2005-07-25 2007-05-01 Logan Technology Corp. Double frequency signal generator
US7233170B2 (en) * 2005-08-25 2007-06-19 International Business Machines Corporation Programmable driver delay
JP2007208774A (en) * 2006-02-03 2007-08-16 Yokogawa Electric Corp Phase control circuit
US7536579B2 (en) * 2006-08-03 2009-05-19 Avalon Microelectronics, Inc. Skew-correcting apparatus using iterative approach
US7760836B2 (en) * 2006-08-03 2010-07-20 Avalon Microelectronics, Inc. Skew-correcting apparatus using external communications element
US7546494B2 (en) * 2006-08-03 2009-06-09 Avalon Microelectronics Inc. Skew-correcting apparatus using dual loopback
US20080253491A1 (en) * 2007-04-13 2008-10-16 Georgia Tech Research Corporation Method and Apparatus for Reducing Jitter in Multi-Gigahertz Systems
JP5258343B2 (en) * 2008-03-27 2013-08-07 ルネサスエレクトロニクス株式会社 Semiconductor device and semiconductor integrated circuit
US7831856B1 (en) 2008-04-03 2010-11-09 Lattice Semiconductor Corporation Detection of timing errors in programmable logic devices
WO2010100730A1 (en) * 2009-03-04 2010-09-10 富士通株式会社 Data transfer device, data transmission device, data reception device, and control method
US8582706B2 (en) * 2009-10-29 2013-11-12 National Instruments Corporation Training a data path for parallel data transfer
US8276014B2 (en) * 2010-02-12 2012-09-25 The Regents Of The University Of Michigan Stalling synchronisation circuits in response to a late data signal
WO2011161828A1 (en) * 2010-06-25 2011-12-29 富士通株式会社 Data transmission system, data transmission method, and transmission device
US8774228B2 (en) 2011-06-10 2014-07-08 International Business Machines Corporation Timing recovery method and apparatus for an input/output bus with link redundancy
US9474492B2 (en) 2012-05-22 2016-10-25 Siemens Medical Solutions Usa, Inc. Adaptive ECG trigger signal jitter detection and compensation for imaging systems
CN104052710B (en) * 2014-06-24 2017-07-14 华为技术有限公司 Modulation circuit, digital transmitter and the signal modulating method of digital transmitter
US9985618B2 (en) 2015-12-23 2018-05-29 Qualcomm Incorporated Digital duty cycle correction for frequency multiplier
US10551869B2 (en) * 2016-02-26 2020-02-04 Arizona Board Of Regents On Behalf Of Arizona State University Clock skewing strategy to reduce dynamic power and eliminate hold-time violations in synchronous digital VLSI designs
US11217298B2 (en) * 2020-03-12 2022-01-04 Micron Technology, Inc. Delay-locked loop clock sharing

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09181711A (en) * 1995-12-26 1997-07-11 Nec Corp Clock pulse phase control circuit
US6002282A (en) * 1996-12-16 1999-12-14 Xilinx, Inc. Feedback apparatus for adjusting clock delay
EP0967724A2 (en) * 1998-06-24 1999-12-29 Siemens Aktiengesellschaft Calibrated delay locked loop for DDR SDRAM applications

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4929850A (en) 1987-09-17 1990-05-29 Texas Instruments Incorporated Metastable resistant flip-flop
US5249132A (en) 1990-10-31 1993-09-28 Tektronix, Inc. Digital pulse generator
US5767715A (en) 1995-09-29 1998-06-16 Siemens Medical Systems, Inc. Method and apparatus for generating timing pulses accurately skewed relative to clock

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09181711A (en) * 1995-12-26 1997-07-11 Nec Corp Clock pulse phase control circuit
US6002282A (en) * 1996-12-16 1999-12-14 Xilinx, Inc. Feedback apparatus for adjusting clock delay
EP0967724A2 (en) * 1998-06-24 1999-12-29 Siemens Aktiengesellschaft Calibrated delay locked loop for DDR SDRAM applications

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 11 28 November 1997 (1997-11-28) *

Also Published As

Publication number Publication date
WO2001090864A2 (en) 2001-11-29
AU2001274700A1 (en) 2001-12-03
JP2004501554A (en) 2004-01-15
US20010056332A1 (en) 2001-12-27
US6834255B2 (en) 2004-12-21
EP1360569A2 (en) 2003-11-12

Similar Documents

Publication Publication Date Title
WO2001090864A3 (en) Timing control means for automatic compensation of timing uncertainties
US9355054B2 (en) Digital calibration-based skew cancellation for long-reach MIPI D-PHY serial links
US7307461B2 (en) System and method for adaptive duty cycle optimization
KR101119317B1 (en) Fractional-rate decision feedback equalization useful in a data transmission system
US8422590B2 (en) Apparatus and methods for differential signal receiving
US20130034134A1 (en) Adjusting Clock Error Across A Circuit Interface
US7068086B2 (en) Phase correction circuit
WO2009058529A1 (en) Method and apparatus for training reference voltage level and data sample timing in a receiver
US6292521B1 (en) Phase lock device and method
US7593497B2 (en) Method and apparatus for adjustment of synchronous clock signals
KR20100135552A (en) Delay locked loop correcting duty of input clock and output clock
WO2007120957A3 (en) Dynamic timing adjustment in a circuit device
US20030108138A1 (en) Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes
TW201603503A (en) Receiver, transmitter, and communication system
US7315599B1 (en) Skew correction circuit
JP2017028489A (en) Skew correction circuit, electronic device and skew correction method
EP0946017A3 (en) Data transmission device
SE9901683D0 (en) Phase-locked loop circuits for communication system
US7977989B2 (en) Method and apparatus for detecting and adjusting characteristics of a signal
US20010013802A1 (en) System and process for high speed interface clock skew correction
WO2001038893A3 (en) Mri apparatus with a feed forward loop inserted in the gradient loop
AU2003280193A1 (en) Phase-error based signal alignment
US7660364B2 (en) Method of transmitting serial bit-stream and electronic transmitter for transmitting a serial bit-stream
KR102644052B1 (en) Data receiving circuit
EP1187372A3 (en) Apparatus and method for bit rate control of optical receiver

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 09898250

Country of ref document: US

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2001 587191

Kind code of ref document: A

Format of ref document f/p: F

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2001941340

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2001941340

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2001941340

Country of ref document: EP