WO2002009285A3 - System, method and article of manufacture for dynamic programming of one reconfigurable logic device from another reconfigurable logic device - Google Patents
System, method and article of manufacture for dynamic programming of one reconfigurable logic device from another reconfigurable logic device Download PDFInfo
- Publication number
- WO2002009285A3 WO2002009285A3 PCT/GB2001/003246 GB0103246W WO0209285A3 WO 2002009285 A3 WO2002009285 A3 WO 2002009285A3 GB 0103246 W GB0103246 W GB 0103246W WO 0209285 A3 WO0209285 A3 WO 0209285A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- logic device
- reconfigurable logic
- article
- manufacture
- dynamic programming
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2001270876A AU2001270876A1 (en) | 2000-07-20 | 2001-07-19 | System, method and article of manufacture for dynamic programming of one reconfigurable logic device from another reconfigurable logic device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US21974800P | 2000-07-20 | 2000-07-20 | |
US60/219,748 | 2000-07-20 | ||
US68740500A | 2000-10-12 | 2000-10-12 | |
US09/687,405 | 2000-10-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002009285A2 WO2002009285A2 (en) | 2002-01-31 |
WO2002009285A3 true WO2002009285A3 (en) | 2003-10-02 |
Family
ID=26914190
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2001/003246 WO2002009285A2 (en) | 2000-07-20 | 2001-07-19 | System, method and article of manufacture for dynamic programming of one reconfigurable logic device from another reconfigurable logic device |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU2001270876A1 (en) |
WO (1) | WO2002009285A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109791536B (en) * | 2016-09-28 | 2021-06-29 | 亚马逊技术股份有限公司 | Configurable logic platform |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9448847B2 (en) | 2011-07-15 | 2016-09-20 | Throughputer, Inc. | Concurrent program execution optimization |
US10795742B1 (en) | 2016-09-28 | 2020-10-06 | Amazon Technologies, Inc. | Isolating unresponsive customer logic from a bus |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0790706A2 (en) * | 1996-02-14 | 1997-08-20 | Hewlett-Packard Company | Memory system |
US5760607A (en) * | 1995-07-10 | 1998-06-02 | Xilinx, Inc. | System comprising field programmable gate array and intelligent memory |
US5802290A (en) * | 1992-07-29 | 1998-09-01 | Virtual Computer Corporation | Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed |
US5838167A (en) * | 1995-05-26 | 1998-11-17 | Xilinx, Inc. | Method and structure for loading data into several IC devices |
-
2001
- 2001-07-19 WO PCT/GB2001/003246 patent/WO2002009285A2/en active Application Filing
- 2001-07-19 AU AU2001270876A patent/AU2001270876A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5802290A (en) * | 1992-07-29 | 1998-09-01 | Virtual Computer Corporation | Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed |
US5838167A (en) * | 1995-05-26 | 1998-11-17 | Xilinx, Inc. | Method and structure for loading data into several IC devices |
US5760607A (en) * | 1995-07-10 | 1998-06-02 | Xilinx, Inc. | System comprising field programmable gate array and intelligent memory |
EP0790706A2 (en) * | 1996-02-14 | 1997-08-20 | Hewlett-Packard Company | Memory system |
Non-Patent Citations (1)
Title |
---|
BIGALLI O ET AL: "HPGI: a hardware programmable generic interface for the IBM PC", FPGAS. INTERNATIONAL WORKSHOP ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, OXFORD, UK, 4-6 SEPT. 1991, 1991, Abingdon, UK, Abingdon EE&CS Books, UK, pages 408 - 413, XP008012568, ISBN: 0-9518453-0-6 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109791536B (en) * | 2016-09-28 | 2021-06-29 | 亚马逊技术股份有限公司 | Configurable logic platform |
Also Published As
Publication number | Publication date |
---|---|
WO2002009285A2 (en) | 2002-01-31 |
AU2001270876A1 (en) | 2002-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2002009286A3 (en) | System, method, and article of manufacture for remote updating of hardware | |
AU2002303540A1 (en) | Method, system, and product for data integration through a dynamic | |
AU2002332107A1 (en) | Method, system, and program for configuring system resources | |
WO2003017149A3 (en) | Reconfigurable measurement system utilizing a programmable hardware element and fixed hardware resources | |
AU2003285807A1 (en) | Method for configuring 3d input device, method for reconfiguring 3d input device, method for recognizing wearing of the 3d input device, and the apparatus thereof | |
GB2368682B (en) | Method, system and program products for automatically configuring clusters of a computing environment | |
EP1215586A3 (en) | Configuring memory and registers from a serial device | |
AU2001237005A1 (en) | Reconfigurable logic for a computer | |
AU2002305667A1 (en) | System, method, and computer program product for configuring computing systems | |
AU2001261096A1 (en) | System and method for secured configuration data for programmable logic devices | |
GB0120457D0 (en) | Semiconductor memory device having altered clock frequency for address and/or cammand signals, and memory module and system having the same | |
EP1050821A3 (en) | Memory units, data processing units, and methods therefor | |
AU2001279145A1 (en) | Modular memory device | |
AU2001238278A1 (en) | System and method for programming oscillators | |
AU2002352431A1 (en) | System, method, and article of manufacture for profiling an application targeted for reconfigurable logic using calls to profiling functions | |
EP0755017A3 (en) | Method for simultaneous programming of in-system programmable integrated circuits | |
AU2002210606A1 (en) | A method for the manufacture of a smart label, and a smart label | |
AU1159399A (en) | Method for transmitting acoustic signals from a memory or chip card, and card for implementing said method | |
WO2005013324A3 (en) | Memory access via serial memory interface | |
AU2001244592A1 (en) | Data generating device, data generating method and data generating program | |
WO2002009285A3 (en) | System, method and article of manufacture for dynamic programming of one reconfigurable logic device from another reconfigurable logic device | |
AU2001246894A1 (en) | Alpha1,2-fucosyltransferase and process for producing fucose-containing complex carbohydrate | |
CA2345434A1 (en) | System and method for concurrent presentation of multiple audio information sources | |
NO20023512L (en) | Acoustic sensor module, and manufacturing process for such module | |
FI972912A0 (en) | Absorbent product with soft taper |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |