WO2002012999A3 - An array of parallel programmable processing engines and deterministic method of operating the same - Google Patents

An array of parallel programmable processing engines and deterministic method of operating the same Download PDF

Info

Publication number
WO2002012999A3
WO2002012999A3 PCT/BE2001/000134 BE0100134W WO0212999A3 WO 2002012999 A3 WO2002012999 A3 WO 2002012999A3 BE 0100134 W BE0100134 W BE 0100134W WO 0212999 A3 WO0212999 A3 WO 0212999A3
Authority
WO
WIPO (PCT)
Prior art keywords
processing engines
array
scheduling
parallel
operating
Prior art date
Application number
PCT/BE2001/000134
Other languages
French (fr)
Other versions
WO2002012999A2 (en
Inventor
Ivo Vandeweerd
Original Assignee
Easics Nv
Ivo Vandeweerd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Easics Nv, Ivo Vandeweerd filed Critical Easics Nv
Priority to AU2001285617A priority Critical patent/AU2001285617A1/en
Priority to EP01964771A priority patent/EP1311994A2/en
Priority to IL15429501A priority patent/IL154295A0/en
Priority to US10/344,020 priority patent/US7401333B2/en
Publication of WO2002012999A2 publication Critical patent/WO2002012999A2/en
Publication of WO2002012999A3 publication Critical patent/WO2002012999A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G06F9/5066—Algorithms for mapping a plurality of inter-dependent sub-tasks onto a plurality of physical CPUs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2117/00—Details relating to the type or aim of the circuit design
    • G06F2117/04—Clock gating

Abstract

The present invention provides an array of parallel programmable processing engines interconnected by a switching network. At least some of the processing engines execute a thread, and at least some threads communicate with each other through communication objects either internally within one processing engine or through the network. A scheduling step of the parallel programmable processing engines is initiated by one or more events, an event being defined by a change of a state variable of a communication object. The array comprises: means for scheduling a scheduling step of the processing engines, the scheduling means comprising means for executing at least a first set of threads in parallel, means for updating state values of communications objects in response to the parallel executing step, and means for repeatedly and sequentially scheduling the executing means and the updating means until no more events occur. The present invention also provides a deterministic method of operating such an array.
PCT/BE2001/000134 2000-08-08 2001-08-08 An array of parallel programmable processing engines and deterministic method of operating the same WO2002012999A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AU2001285617A AU2001285617A1 (en) 2000-08-08 2001-08-08 An array of parallel programmable processing engines and deterministic method ofoperating the same
EP01964771A EP1311994A2 (en) 2000-08-08 2001-08-08 An array of parallel programmable processing engines and deterministic method of operating the same
IL15429501A IL154295A0 (en) 2000-08-08 2001-08-08 An array of parallel programmable processing engines and deterministic method of operating the same
US10/344,020 US7401333B2 (en) 2000-08-08 2001-08-08 Array of parallel programmable processing engines and deterministic method of operating the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB0019341.7 2000-08-08
GBGB0019341.7A GB0019341D0 (en) 2000-08-08 2000-08-08 System-on-chip solutions

Publications (2)

Publication Number Publication Date
WO2002012999A2 WO2002012999A2 (en) 2002-02-14
WO2002012999A3 true WO2002012999A3 (en) 2002-05-02

Family

ID=9897123

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/BE2001/000134 WO2002012999A2 (en) 2000-08-08 2001-08-08 An array of parallel programmable processing engines and deterministic method of operating the same

Country Status (6)

Country Link
US (1) US7401333B2 (en)
EP (1) EP1311994A2 (en)
AU (1) AU2001285617A1 (en)
GB (1) GB0019341D0 (en)
IL (1) IL154295A0 (en)
WO (1) WO2002012999A2 (en)

Families Citing this family (158)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7653710B2 (en) 2002-06-25 2010-01-26 Qst Holdings, Llc. Hardware task manager
US7249242B2 (en) 2002-10-28 2007-07-24 Nvidia Corporation Input pipeline registers for a node in an adaptive computing engine
US7400668B2 (en) * 2001-03-22 2008-07-15 Qst Holdings, Llc Method and system for implementing a system acquisition function for use with a communication device
US7962716B2 (en) * 2001-03-22 2011-06-14 Qst Holdings, Inc. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US8843928B2 (en) 2010-01-21 2014-09-23 Qst Holdings, Llc Method and apparatus for a general-purpose, multiple-core system for implementing stream-based computations
US7489779B2 (en) * 2001-03-22 2009-02-10 Qstholdings, Llc Hardware implementation of the secure hash standard
US7752419B1 (en) 2001-03-22 2010-07-06 Qst Holdings, Llc Method and system for managing hardware resources to implement system functions using an adaptive computing architecture
US6836839B2 (en) 2001-03-22 2004-12-28 Quicksilver Technology, Inc. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US8218555B2 (en) * 2001-04-24 2012-07-10 Nvidia Corporation Gigabit ethernet adapter
US6577678B2 (en) 2001-05-08 2003-06-10 Quicksilver Technology Method and system for reconfigurable channel coding
US7383421B2 (en) * 2002-12-05 2008-06-03 Brightscale, Inc. Cellular engine for a data processing system
US7046635B2 (en) 2001-11-28 2006-05-16 Quicksilver Technology, Inc. System for authorizing functionality in adaptable hardware devices
US7006962B1 (en) * 2001-11-29 2006-02-28 Lsi Logic Corporation Distributed delay prediction of multi-million gate deep sub-micron ASIC designs
US8412915B2 (en) 2001-11-30 2013-04-02 Altera Corporation Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements
US6986021B2 (en) 2001-11-30 2006-01-10 Quick Silver Technology, Inc. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements
US7602740B2 (en) * 2001-12-10 2009-10-13 Qst Holdings, Inc. System for adapting device standards after manufacture
US7088825B2 (en) * 2001-12-12 2006-08-08 Quicksilver Technology, Inc. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes
US7215701B2 (en) * 2001-12-12 2007-05-08 Sharad Sambhwani Low I/O bandwidth method and system for implementing detection and identification of scrambling codes
US7231508B2 (en) * 2001-12-13 2007-06-12 Quicksilver Technologies Configurable finite state machine for operation of microinstruction providing execution enable control value
JP2003196333A (en) * 2001-12-28 2003-07-11 Nec Electronics Corp Method for designing system lsi (large scale integration) and recording medium in which the same in stored
US7403981B2 (en) * 2002-01-04 2008-07-22 Quicksilver Technology, Inc. Apparatus and method for adaptive multimedia reception and transmission in communication environments
US7328414B1 (en) * 2003-05-13 2008-02-05 Qst Holdings, Llc Method and system for creating and programming an adaptive computing engine
US7660984B1 (en) 2003-05-13 2010-02-09 Quicksilver Technology Method and system for achieving individualized protected space in an operating system
USRE43393E1 (en) * 2002-05-13 2012-05-15 Qst Holdings, Llc Method and system for creating and programming an adaptive computing engine
US8108656B2 (en) 2002-08-29 2012-01-31 Qst Holdings, Llc Task definition for specifying resource requirements
US7937591B1 (en) 2002-10-25 2011-05-03 Qst Holdings, Llc Method and system for providing a device which can be adapted on an ongoing basis
US8276135B2 (en) 2002-11-07 2012-09-25 Qst Holdings Llc Profiling of software and circuit designs utilizing data operation analyses
US7225301B2 (en) 2002-11-22 2007-05-29 Quicksilver Technologies External memory controller node
US8281297B2 (en) * 2003-02-05 2012-10-02 Arizona Board Of Regents Reconfigurable processing
FR2854703B1 (en) * 2003-05-07 2005-06-24 Arteris DEVICE FOR EMULATING ONE OR MORE INTEGRATED CIRCUIT CHIPS
US7044390B2 (en) * 2003-06-02 2006-05-16 Stmicroelectronics, Inc. Smart card emulator and related methods using buffering interface
US7609297B2 (en) * 2003-06-25 2009-10-27 Qst Holdings, Inc. Configurable hardware based digital imaging apparatus
US20060101472A1 (en) * 2003-07-11 2006-05-11 Computer Associates Think, Inc. Software development kit for client server applications
US8352724B2 (en) * 2003-07-23 2013-01-08 Semiconductor Energy Laboratory Co., Ltd. Microprocessor and grid computing system
US7200837B2 (en) * 2003-08-21 2007-04-03 Qst Holdings, Llc System, method and software for static and dynamic programming and configuration of an adaptive computing architecture
EP1673683A4 (en) * 2003-10-14 2010-06-02 Raptor Networks Technology Inc Switching system with distributed switching fabric
US8566828B2 (en) * 2003-12-19 2013-10-22 Stmicroelectronics, Inc. Accelerator for multi-processing system and method
US7802255B2 (en) * 2003-12-19 2010-09-21 Stmicroelectronics, Inc. Thread execution scheduler for multi-processing system and method
US20050149890A1 (en) * 2003-12-29 2005-07-07 Tsai Vicki W. Programming reconfigurable packetized networks
US7552042B1 (en) * 2004-01-30 2009-06-23 Xilinx, Inc. Method for message processing on a programmable logic device
US7770179B1 (en) 2004-01-30 2010-08-03 Xilinx, Inc. Method and apparatus for multithreading on a programmable logic device
US7228520B1 (en) * 2004-01-30 2007-06-05 Xilinx, Inc. Method and apparatus for a programmable interface of a soft platform on a programmable logic device
US7823162B1 (en) 2004-01-30 2010-10-26 Xilinx, Inc. Thread circuits and a broadcast channel in programmable logic
US7185309B1 (en) 2004-01-30 2007-02-27 Xilinx, Inc. Method and apparatus for application-specific programmable memory architecture and interconnection network on a chip
US7424698B2 (en) * 2004-02-27 2008-09-09 Intel Corporation Allocation of combined or separate data and control planes
US7937557B2 (en) * 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
US20050229139A1 (en) * 2004-03-30 2005-10-13 Intel Corporation Block-based processing in a packet-based reconfigurable architecture
US20050223110A1 (en) * 2004-03-30 2005-10-06 Intel Corporation Heterogeneous building block scalability
US8533716B2 (en) 2004-03-31 2013-09-10 Synopsys, Inc. Resource management in a multicore architecture
US7065419B2 (en) * 2004-04-14 2006-06-20 Taiwan Semiconductor Manufacturing Company, Ltd. Job flow Petri Net and controlling mechanism for parallel processing
US7624383B2 (en) * 2004-04-30 2009-11-24 Cornell University System for and method of improving discrete event simulation using virtual machines
US7231621B1 (en) * 2004-04-30 2007-06-12 Xilinx, Inc. Speed verification of an embedded processor in a programmable logic device
US7831804B2 (en) * 2004-06-22 2010-11-09 St Microelectronics S.R.L. Multidimensional processor architecture
US20060004902A1 (en) * 2004-06-30 2006-01-05 Siva Simanapalli Reconfigurable circuit with programmable split adder
DE102004035843B4 (en) * 2004-07-23 2010-04-15 Infineon Technologies Ag Router Network Processor
US9038070B2 (en) 2004-09-14 2015-05-19 Synopsys, Inc. Debug in a multicore architecture
US7913206B1 (en) * 2004-09-16 2011-03-22 Cadence Design Systems, Inc. Method and mechanism for performing partitioning of DRC operations
US8984496B2 (en) * 2004-09-20 2015-03-17 The Mathworks, Inc. Extensible internal representation of systems with parallel and sequential implementations
US7558718B2 (en) * 2004-09-28 2009-07-07 Broadcom Corporation Method and system for design verification of video processing systems with unbalanced data flow
US7272804B2 (en) * 2004-10-14 2007-09-18 Broadcom Corporation Generation of RTL to carry out parallel arithmetic operations
US7246336B2 (en) * 2004-12-03 2007-07-17 Lsi Corporation Ramptime propagation on designs with cycles
JP2006172219A (en) * 2004-12-16 2006-06-29 Toshiba Corp Automated design device for semiconductor integrated circuit, automated design method for semiconductor integrated circuit, and automated design program for semiconductor integrated circuit
US8117248B2 (en) * 2005-02-28 2012-02-14 Hitachi Global Storage Technologies Netherlands B.V. Digital filter instruction and filter implementing the filter instruction
WO2006109835A1 (en) * 2005-04-12 2006-10-19 Matsushita Electric Industrial Co., Ltd. Processor
US20060247909A1 (en) * 2005-04-27 2006-11-02 Desai Madhav P System and method for emulating a logic circuit design using programmable logic devices
US8881114B2 (en) * 2005-05-16 2014-11-04 Texas Instruments Incorporated Stored program writing stall information when a processor stalls waiting for another processor
US8447580B2 (en) * 2005-05-31 2013-05-21 The Mathworks, Inc. Modeling of a multiprocessor system
US8756044B2 (en) * 2005-05-31 2014-06-17 The Mathworks, Inc. Graphical partitioning for parallel execution of executable block diagram models
WO2006129319A2 (en) * 2005-06-02 2006-12-07 Daro Semiconductors Ltd. Apparatus, method and computer-readable code for automated design of physical structures of integrated circuits
US8745627B2 (en) * 2005-06-27 2014-06-03 Qualcomm Incorporated System and method of controlling power in a multi-threaded processor
US7904852B1 (en) 2005-09-12 2011-03-08 Cadence Design Systems, Inc. Method and system for implementing parallel processing of electronic design automation tools
US7441208B1 (en) * 2005-09-13 2008-10-21 Altera Corporation Methods for designing integrated circuits
US9774699B2 (en) * 2005-09-20 2017-09-26 The Mathworks, Inc. System and method for transforming graphical models
US7451293B2 (en) * 2005-10-21 2008-11-11 Brightscale Inc. Array of Boolean logic controlled processing elements with concurrent I/O processing and instruction sequencing
EP1971958A2 (en) * 2006-01-10 2008-09-24 Brightscale, Inc. Method and apparatus for processing algorithm steps of multimedia data in parallel processing systems
US8706469B2 (en) * 2006-01-31 2014-04-22 Cadence Design Systems, Inc. Method and apparatus for increasing the efficiency of an emulation engine
WO2007092747A2 (en) * 2006-02-02 2007-08-16 Texas Instruments Incorporated Multi-core architecture with hardware messaging
US20070180310A1 (en) * 2006-02-02 2007-08-02 Texas Instruments, Inc. Multi-core architecture with hardware messaging
US20070192766A1 (en) * 2006-02-13 2007-08-16 Ketan Padalia Apparatus and methods for parallelizing integrated circuit computer-aided design software
GB0605349D0 (en) * 2006-03-17 2006-04-26 Imec Inter Uni Micro Electr Reconfigurable multi-processing coarse-grain array
US8448096B1 (en) 2006-06-30 2013-05-21 Cadence Design Systems, Inc. Method and system for parallel processing of IC design layouts
US20080059763A1 (en) * 2006-09-01 2008-03-06 Lazar Bivolarski System and method for fine-grain instruction parallelism for increased efficiency of processing compressed multimedia data
US20080244238A1 (en) * 2006-09-01 2008-10-02 Bogdan Mitu Stream processing accelerator
US20080059467A1 (en) * 2006-09-05 2008-03-06 Lazar Bivolarski Near full motion search algorithm
US9665970B2 (en) * 2006-09-19 2017-05-30 Imagination Technologies Limited Variable-sized concurrent grouping for multiprocessing
US7685266B2 (en) * 2006-09-28 2010-03-23 Intel Corporation Management of tools that process data to describe a physical layout of a circuit
US7773618B2 (en) * 2006-11-08 2010-08-10 Sicortex, Inc. System and method for preventing deadlock in richly-connected multi-processor computer system using dynamic assignment of virtual channels
KR100817022B1 (en) * 2006-11-15 2008-03-26 한국전자통신연구원 H.264 decoder on based on-chip network having star-mesh structure
US8370606B2 (en) * 2007-03-16 2013-02-05 Atmel Corporation Switching data pointers based on context
US7797516B2 (en) * 2007-03-16 2010-09-14 Atmel Corporation Microcontroller with low-cost digital signal processing extensions
EP2162841A2 (en) * 2007-06-15 2010-03-17 The Mathworks, Inc. Bi-directional projection
EP2227749B1 (en) * 2007-12-06 2014-08-27 Technion Research & Development Foundation Ltd. Bus enhanced network on chip
US8862706B2 (en) 2007-12-14 2014-10-14 Nant Holdings Ip, Llc Hybrid transport—application network fabric apparatus
US7603428B2 (en) * 2008-02-05 2009-10-13 Raptor Networks Technology, Inc. Software application striping
US8265917B1 (en) * 2008-02-25 2012-09-11 Xilinx, Inc. Co-simulation synchronization interface for IC modeling
US8327114B1 (en) * 2008-07-07 2012-12-04 Ovics Matrix processor proxy systems and methods
US8131975B1 (en) 2008-07-07 2012-03-06 Ovics Matrix processor initialization systems and methods
US7958341B1 (en) 2008-07-07 2011-06-07 Ovics Processing stream instruction in IC of mesh connected matrix of processors containing pipeline coupled switch transferring messages over consecutive cycles from one link to another link or memory
US8145880B1 (en) 2008-07-07 2012-03-27 Ovics Matrix processor data switch routing systems and methods
US8122399B2 (en) * 2008-08-28 2012-02-21 International Business Machines Corporation Compiler for closed-loop 1×N VLSI design
US8755515B1 (en) 2008-09-29 2014-06-17 Wai Wu Parallel signal processing system and method
US8385210B1 (en) 2008-12-18 2013-02-26 Cisco Technology, Inc. System and method for detection and delay control in a network environment
US20100191814A1 (en) * 2008-12-23 2010-07-29 Marco Heddes System-On-A-Chip Employing A Network Of Nodes That Utilize Receive Side Flow Control Over Channels For Messages Communicated Therebetween
US8020126B2 (en) * 2009-02-05 2011-09-13 Texas Instruments Incorporated Links and chains verification and validation methodology for digital devices
KR101553652B1 (en) * 2009-02-18 2015-09-16 삼성전자 주식회사 Apparatus and method for compiling instruction for heterogeneous processor
US20100318516A1 (en) * 2009-06-10 2010-12-16 Google Inc. Productive distribution for result optimization within a hierarchical architecture
US8397088B1 (en) 2009-07-21 2013-03-12 The Research Foundation Of State University Of New York Apparatus and method for efficient estimation of the energy dissipation of processor based systems
US8615540B2 (en) 2009-07-24 2013-12-24 Honeywell International Inc. Arithmetic logic unit for use within a flight control system
US9720874B2 (en) * 2010-11-01 2017-08-01 Invensense, Inc. Auto-detection and mode switching for digital interface
CN102968515B (en) * 2011-08-31 2016-03-30 国际商业机器公司 For calculating the method and apparatus of the checking coverage rate of integrated circuit model
US9536863B2 (en) * 2011-12-22 2017-01-03 Intel Corporation Interconnection of a packaged chip to a die in a package utilizing on-package input/output interfaces
US8908693B2 (en) * 2012-11-30 2014-12-09 Netronome Systems, Incorporated Flow key lookup involving multiple simultaneous cam operations to identify hash values in a hash bucket
US9405534B2 (en) 2013-01-21 2016-08-02 Tom Yap Compound complex instruction set computer (CCISC) processor architecture
US9110657B2 (en) 2013-01-21 2015-08-18 Tom Yap Flowchart compiler for a compound complex instruction set computer (CCISC) processor architecture
US8977997B2 (en) 2013-03-15 2015-03-10 Mentor Graphics Corp. Hardware simulation controller, system and method for functional verification
US20170206184A9 (en) * 2013-05-06 2017-07-20 Sas Institute Inc. Techniques to perform curve fitting for statistical tests
US9781043B2 (en) * 2013-07-15 2017-10-03 Netspeed Systems Identification of internal dependencies within system components for evaluating potential protocol level deadlocks
EP2858025A1 (en) * 2013-10-01 2015-04-08 Enyx SA An order book management device in a hardware platform
WO2015089054A1 (en) * 2013-12-12 2015-06-18 Samsung Electronics Co., Ltd. Disaggregated memory appliance
US10254987B2 (en) * 2013-12-12 2019-04-09 Samsung Electronics Co., Ltd. Disaggregated memory appliance having a management processor that accepts request from a plurality of hosts for management, configuration and provisioning of memory
US9699079B2 (en) 2013-12-30 2017-07-04 Netspeed Systems Streaming bridge design with host interfaces and network on chip (NoC) layers
FR3019340B1 (en) * 2014-03-28 2016-03-25 Voox DETERMENIST RESPONSE ELECTRONIC COMPONENT
US9530019B1 (en) * 2014-07-14 2016-12-27 Sas Ip, Inc. Encapsulated simulation components
US9417916B1 (en) * 2014-11-02 2016-08-16 Netronome Systems, Inc. Intelligent packet data register file that prefetches data for future instruction execution
US9703909B2 (en) 2014-12-16 2017-07-11 International Business Machines Corporation Verification environments utilizing hardware description languages
US10348563B2 (en) 2015-02-18 2019-07-09 Netspeed Systems, Inc. System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology
US10218580B2 (en) 2015-06-18 2019-02-26 Netspeed Systems Generating physically aware network-on-chip design from a physical system-on-chip specification
US9928332B1 (en) * 2015-11-19 2018-03-27 Altera Corporation Systems and methods for time-multiplexed synchronous logic
US10748210B2 (en) * 2016-08-09 2020-08-18 Chicago Mercantile Exchange Inc. Systems and methods for coordinating processing of scheduled instructions across multiple components
US10452124B2 (en) 2016-09-12 2019-10-22 Netspeed Systems, Inc. Systems and methods for facilitating low power on a network-on-chip
US20180159786A1 (en) 2016-12-02 2018-06-07 Netspeed Systems, Inc. Interface virtualization and fast path for network on chip
US10063496B2 (en) 2017-01-10 2018-08-28 Netspeed Systems Inc. Buffer sizing of a NoC through machine learning
US10469337B2 (en) 2017-02-01 2019-11-05 Netspeed Systems, Inc. Cost management against requirements for the generation of a NoC
CA3108151C (en) 2017-02-23 2024-02-20 Cerebras Systems Inc. Accelerated deep learning
US11157806B2 (en) 2017-04-17 2021-10-26 Cerebras Systems Inc. Task activating for accelerated deep learning
US11488004B2 (en) 2017-04-17 2022-11-01 Cerebras Systems Inc. Neuron smearing for accelerated deep learning
JP6755541B2 (en) * 2017-04-17 2020-09-16 セレブラス システムズ インク． Accelerated deep learning neuron smearing
US10325045B2 (en) 2017-05-25 2019-06-18 International Business Machines Corporation Estimating timing convergence using assertion comparisons
FR3067482A1 (en) * 2017-06-12 2018-12-14 Inria Institut National De Recherche En Informatique Et En Automatique DEVICE FOR CHARACTERIZATION AND / OR MODELING OF PERIODIC PERFORMANCE TIME
CN107688704A (en) * 2017-08-25 2018-02-13 金陵科技学院 ASIP Action logic integrated approach based on Petri net model
US10896476B2 (en) 2018-02-22 2021-01-19 Netspeed Systems, Inc. Repository of integration description of hardware intellectual property for NoC construction and SoC integration
US10983910B2 (en) 2018-02-22 2021-04-20 Netspeed Systems, Inc. Bandwidth weighting mechanism based network-on-chip (NoC) configuration
US11144457B2 (en) 2018-02-22 2021-10-12 Netspeed Systems, Inc. Enhanced page locality in network-on-chip (NoC) architectures
US10547514B2 (en) 2018-02-22 2020-01-28 Netspeed Systems, Inc. Automatic crossbar generation and router connections for network-on-chip (NOC) topology generation
US11176302B2 (en) 2018-02-23 2021-11-16 Netspeed Systems, Inc. System on chip (SoC) builder
US11023377B2 (en) 2018-02-23 2021-06-01 Netspeed Systems, Inc. Application mapping on hardened network-on-chip (NoC) of field-programmable gate array (FPGA)
US11354449B2 (en) 2018-04-27 2022-06-07 Tesla, Inc. Secure initial provisioning of a system on a chip
US11423178B2 (en) * 2018-04-27 2022-08-23 Tesla, Inc. Isolation of subsystems on a system on a chip
US11328207B2 (en) 2018-08-28 2022-05-10 Cerebras Systems Inc. Scaled compute fabric for accelerated deep learning
WO2020044208A1 (en) 2018-08-29 2020-03-05 Cerebras Systems Inc. Isa enhancements for accelerated deep learning
WO2020044238A1 (en) 2018-08-29 2020-03-05 Cerebras Systems Inc. Processor element redundancy for accelerated deep learning
US10771982B2 (en) * 2018-10-24 2020-09-08 Mentor Graphics Corporation Resource utilization of heterogeneous compute units in electronic design automation
US11422812B2 (en) * 2019-06-25 2022-08-23 Advanced Micro Devices, Inc. Method and apparatus for efficient programmable instructions in computer systems
US11351669B2 (en) * 2019-10-29 2022-06-07 Kyndryl, Inc. Robotic management for optimizing a number of robots
US11416265B2 (en) 2020-01-15 2022-08-16 EMC IP Holding Company LLC Performance tuning a data storage system based on quantified scalability
US20210312325A1 (en) * 2020-04-01 2021-10-07 Samsung Electronics Co., Ltd. Mixed-precision neural processing unit (npu) using spatial fusion with load balancing
CN111782194B (en) * 2020-06-26 2022-09-13 西北工业大学 Automatic generation method of portable unit code based on aviation embedded open system architecture
CN111753486B (en) * 2020-06-30 2021-12-24 无锡中微亿芯有限公司 Layout method of multi-die structure FPGA

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000042535A1 (en) * 1999-01-12 2000-07-20 Terence Chan Multithreaded hdl logic simulator

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4414624A (en) * 1980-11-19 1983-11-08 The United States Of America As Represented By The Secretary Of The Navy Multiple-microcomputer processing
GB8817911D0 (en) * 1988-07-27 1988-09-01 Int Computers Ltd Data processing apparatus
US5241635A (en) * 1988-11-18 1993-08-31 Massachusetts Institute Of Technology Tagged token data processing system with operand matching in activation frames
US5655096A (en) * 1990-10-12 1997-08-05 Branigin; Michael H. Method and apparatus for dynamic scheduling of instructions to ensure sequentially coherent data in a processor employing out-of-order execution
US5524250A (en) * 1991-08-23 1996-06-04 Silicon Graphics, Inc. Central processing unit for processing a plurality of threads using dedicated general purpose registers and masque register for providing access to the registers
JPH10510082A (en) * 1995-09-28 1998-09-29 フィリップス エレクトロニクス ネムローゼ フェンノートシャップ Method of identifying a system comprising a plurality of interconnected functional modules each representing a machine based on an individual abstract state and a system so identified
US7240175B1 (en) * 2003-12-08 2007-07-03 Alcatel Scheduling data frames for processing: apparatus, system and method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000042535A1 (en) * 1999-01-12 2000-07-20 Terence Chan Multithreaded hdl logic simulator

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
SAKURAI R ET AL: "A scheduling method for synchronous communication in the Bach hardware compiler", PROCEEDINGS OF THE ASP-DAC '99 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999 (CAT. NO.99EX198), PROCEEDINGS OF THE ASP-DAC '99 ASIAN AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, WANCHAI, HONG KONG, 18-21 JAN. 1999, 1999, Piscatatway, NJ, USA, IEEE, USA, pages 193 - 196 vol.1, XP010326328, ISBN: 0-7803-5012-X *
SERNEC R ET AL: "Multithreaded systolic/SIMD DSP array processor-MUS2DAP", 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS. SIPS 97 DESIGN AND IMPLEMENTATION FORMERLY VLSI SIGNAL PROCESSING (CAT. NO.97TH8262), 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS. SIPS 97 DESIGN AND IMPLEMENTATION FORMERLY VLSI SIGNAL PROCESSING,, 1997, New York, NY, USA, IEEE, USA, pages 448 - 457, XP002189868, ISBN: 0-7803-3806-5 *

Also Published As

Publication number Publication date
EP1311994A2 (en) 2003-05-21
WO2002012999A2 (en) 2002-02-14
GB0019341D0 (en) 2000-09-27
US20040006584A1 (en) 2004-01-08
US7401333B2 (en) 2008-07-15
AU2001285617A1 (en) 2002-02-18
IL154295A0 (en) 2003-09-17

Similar Documents

Publication Publication Date Title
WO2002012999A3 (en) An array of parallel programmable processing engines and deterministic method of operating the same
Zhao et al. A window protocol for transmission of time-constrained messages
WO2002061630A3 (en) System, method and article of manufacture for distributing ip cores
CA2107299A1 (en) High Performance Machine for Switched Communications in a Heterogenous Data Processing Network Gateway
WO2001071979A3 (en) Method and system for combining configuration parameters for an entity profile
CA2397712A1 (en) Application interface for multi-user applications executable over communication networks
WO2001082075A3 (en) System and method for scheduling execution of cross-platform computer processes
WO2002065219A3 (en) A system for motion control, method of using the system for motion control, and computer-readable instructions for use with the system for motion control
WO2001075589A3 (en) Resource creation method and tool
EP1067745A3 (en) Multilevel security attribute passing methods, apparatuses, and computer program products in a stream
WO2002019060A3 (en) Open system for simulation engines
WO2002011370A1 (en) Communication method and communication system
CN104468547A (en) Long connection establishing method, device and system
WO2003014951A3 (en) Controlling processing networks
Starke Some properties of timed nets under the earliest firing rule
Ramesh et al. Steady state performance analysis of multiple state-based schedulers with CSMA
CN106487889B (en) A kind of task towards cloud data center and data aggregate dispositions method
CN105847558A (en) Calendar event mode switching method based on mobile terminal and device thereof
CN110297843A (en) Data query method and system, terminal for B/S system
CN109902403A (en) A kind of integrated dispatch method based on Petri network and heuristic value
DE60221118D1 (en) SERVICE APPLICATION ARCHITECTURE FOR SERVICE PROVIDERS OF INTEGRATED COMMUNICATION NETWORKS
Ayed et al. Hierarchical traffic shaping and frame packing to reduce bandwidth utilization in the AFDX
Jiang et al. Stochastic object-oriented Petri nets (SOPNs) for reliability modeling of manufacturing systems
CN105337769A (en) System and method for alarming processing flow
Haldar et al. An affinity-based dynamic load balancing protocol for distributed transaction processing systems

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 154295

Country of ref document: IL

WWE Wipo information: entry into national phase

Ref document number: 2001964771

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2001964771

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 10344020

Country of ref document: US

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: JP