WO2002031832A3 - Methods and systems for reducing heat flux in memory systems - Google Patents

Methods and systems for reducing heat flux in memory systems Download PDF

Info

Publication number
WO2002031832A3
WO2002031832A3 PCT/US2001/045842 US0145842W WO0231832A3 WO 2002031832 A3 WO2002031832 A3 WO 2002031832A3 US 0145842 W US0145842 W US 0145842W WO 0231832 A3 WO0231832 A3 WO 0231832A3
Authority
WO
WIPO (PCT)
Prior art keywords
systems
heat flux
methods
memory
reducing heat
Prior art date
Application number
PCT/US2001/045842
Other languages
French (fr)
Other versions
WO2002031832A2 (en
Inventor
Steven C Woo
Craig E Hampel
Original Assignee
Rambus Inc
Steven C Woo
Craig E Hampel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc, Steven C Woo, Craig E Hampel filed Critical Rambus Inc
Priority to EP01986794A priority Critical patent/EP1327248A2/en
Priority to AU2002220140A priority patent/AU2002220140A1/en
Publication of WO2002031832A2 publication Critical patent/WO2002031832A2/en
Publication of WO2002031832A3 publication Critical patent/WO2002031832A3/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array

Landscapes

  • Dram (AREA)
  • Memory System (AREA)

Abstract

Systems and methods for reducing heat flux in memory systems are described. In various embodiments, heat flux reductions are achieved by manipulating the device IDs of individual memory devices that comprise a memory module. Through the various described techniques, the per-face heat flux can be desirably reduced. Further, in some embodiments, reductions in heat flux are achieved by providing control lines that operably connect memory devices on different faces of a memory module.
PCT/US2001/045842 2000-10-10 2001-10-09 Methods and systems for reducing heat flux in memory systems WO2002031832A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP01986794A EP1327248A2 (en) 2000-10-10 2001-10-09 Methods and systems for reducing heat flux in memory systems
AU2002220140A AU2002220140A1 (en) 2000-10-10 2001-10-09 Methods and systems for reducing heat flux in memory systems

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/686,744 US6349050B1 (en) 2000-10-10 2000-10-10 Methods and systems for reducing heat flux in memory systems
US09/686,744 2000-10-10

Publications (2)

Publication Number Publication Date
WO2002031832A2 WO2002031832A2 (en) 2002-04-18
WO2002031832A3 true WO2002031832A3 (en) 2003-03-27

Family

ID=24757561

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/045842 WO2002031832A2 (en) 2000-10-10 2001-10-09 Methods and systems for reducing heat flux in memory systems

Country Status (5)

Country Link
US (6) US6349050B1 (en)
EP (3) EP1826765B1 (en)
AU (1) AU2002220140A1 (en)
DE (1) DE60141658D1 (en)
WO (1) WO2002031832A2 (en)

Families Citing this family (89)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5484959A (en) * 1992-12-11 1996-01-16 Staktek Corporation High density lead-on-package fabrication method and apparatus
KR100335501B1 (en) * 2000-06-09 2002-05-08 윤종용 Memory modules with improved data bus performance
US6349050B1 (en) * 2000-10-10 2002-02-19 Rambus, Inc. Methods and systems for reducing heat flux in memory systems
US6918078B2 (en) * 2001-07-23 2005-07-12 Intel Corporation Systems with modules sharing terminations
US6724082B2 (en) 2001-07-23 2004-04-20 Intel Corporation Systems having modules with selectable on die terminations
US6674648B2 (en) * 2001-07-23 2004-01-06 Intel Corporation Termination cards and systems therefore
US6717823B2 (en) * 2001-07-23 2004-04-06 Intel Corporation Systems having modules with buffer chips
US6711027B2 (en) * 2001-07-23 2004-03-23 Intel Corporation Modules having paths of different impedances
US6674649B2 (en) * 2001-07-23 2004-01-06 Intel Corporation Systems having modules sharing on module terminations
US6771515B2 (en) * 2001-07-23 2004-08-03 Intel Corporation Systems having modules with on die terminations
US7202555B2 (en) * 2001-10-26 2007-04-10 Staktek Group L.P. Pitch change and chip scale stacking system and method
US7485951B2 (en) * 2001-10-26 2009-02-03 Entorian Technologies, Lp Modularized die stacking system and method
US6956284B2 (en) * 2001-10-26 2005-10-18 Staktek Group L.P. Integrated circuit stacking system and method
US7026708B2 (en) * 2001-10-26 2006-04-11 Staktek Group L.P. Low profile chip scale stacking system and method
US6576992B1 (en) * 2001-10-26 2003-06-10 Staktek Group L.P. Chip scale stacking system and method
US7656678B2 (en) * 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US7371609B2 (en) * 2001-10-26 2008-05-13 Staktek Group L.P. Stacked module systems and methods
US7000133B2 (en) * 2002-03-22 2006-02-14 Intel Corporation Method and apparatus for controlling power states in a memory device utilizing state information
KR100468761B1 (en) * 2002-08-23 2005-01-29 삼성전자주식회사 Semiconductor memory system having memory module connected to devided system bus
US6898720B2 (en) * 2002-12-24 2005-05-24 Sunrise Telecom Incorporated Scalable extensible network test architecture
US6982892B2 (en) 2003-05-08 2006-01-03 Micron Technology, Inc. Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules
US7136958B2 (en) * 2003-08-28 2006-11-14 Micron Technology, Inc. Multiple processor system and method including multiple memory hub modules
US7078793B2 (en) * 2003-08-29 2006-07-18 Infineon Technologies Ag Semiconductor memory module
DE102004040459B4 (en) * 2003-08-29 2006-09-21 Infineon Technologies Ag Semiconductor memory module
US20060050492A1 (en) * 2004-09-03 2006-03-09 Staktek Group, L.P. Thin module system and method
US7606040B2 (en) * 2004-09-03 2009-10-20 Entorian Technologies, Lp Memory module system and method
US7443023B2 (en) * 2004-09-03 2008-10-28 Entorian Technologies, Lp High capacity thin module system
US7511968B2 (en) * 2004-09-03 2009-03-31 Entorian Technologies, Lp Buffered thin module system and method
US7606050B2 (en) * 2004-09-03 2009-10-20 Entorian Technologies, Lp Compact module system and method
US7760513B2 (en) * 2004-09-03 2010-07-20 Entorian Technologies Lp Modified core for circuit module system and method
US20060053345A1 (en) * 2004-09-03 2006-03-09 Staktek Group L.P. Thin module system and method
US7289327B2 (en) * 2006-02-27 2007-10-30 Stakick Group L.P. Active cooling methods and apparatus for modules
US7606049B2 (en) * 2004-09-03 2009-10-20 Entorian Technologies, Lp Module thermal management system and method
US20060261449A1 (en) * 2005-05-18 2006-11-23 Staktek Group L.P. Memory module system and method
US7423885B2 (en) * 2004-09-03 2008-09-09 Entorian Technologies, Lp Die module system
US7468893B2 (en) * 2004-09-03 2008-12-23 Entorian Technologies, Lp Thin module system and method
US20060049513A1 (en) * 2004-09-03 2006-03-09 Staktek Group L.P. Thin module system and method with thermal management
US7324352B2 (en) * 2004-09-03 2008-01-29 Staktek Group L.P. High capacity thin module system and method
US20060055024A1 (en) * 2004-09-14 2006-03-16 Staktek Group, L.P. Adapted leaded integrated circuit module
US20060072297A1 (en) * 2004-10-01 2006-04-06 Staktek Group L.P. Circuit Module Access System and Method
US7571296B2 (en) * 2004-11-11 2009-08-04 Nvidia Corporation Memory controller-adaptive 1T/2T timing control
US20060118936A1 (en) * 2004-12-03 2006-06-08 Staktek Group L.P. Circuit module component mounting system and method
US20060175693A1 (en) * 2005-02-04 2006-08-10 Staktek Group, L.P. Systems, methods, and apparatus for generating ball-out matrix configuration output for a flex circuit
US7426649B2 (en) * 2005-02-09 2008-09-16 International Business Machines Corporation Power management via DIMM read operation limiter
US7421598B2 (en) * 2005-02-09 2008-09-02 International Business Machines Corporation Dynamic power management via DIMM read operation limiter
US20060244114A1 (en) * 2005-04-28 2006-11-02 Staktek Group L.P. Systems, methods, and apparatus for connecting a set of contacts on an integrated circuit to a flex circuit via a contact beam
US20060250780A1 (en) * 2005-05-06 2006-11-09 Staktek Group L.P. System component interposer
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US20080082763A1 (en) * 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US7392338B2 (en) * 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US7580312B2 (en) * 2006-07-31 2009-08-25 Metaram, Inc. Power saving system and method for use with a plurality of memory circuits
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US8041881B2 (en) * 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8619452B2 (en) 2005-09-02 2013-12-31 Google Inc. Methods and apparatus of stacking DRAMs
KR101318116B1 (en) * 2005-06-24 2013-11-14 구글 인코포레이티드 An integrated memory core and memory interface circuit
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US7472220B2 (en) * 2006-07-31 2008-12-30 Metaram, Inc. Interface circuit system and method for performing power management operations utilizing power management signals
US7386656B2 (en) * 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US7650472B2 (en) * 2005-07-12 2010-01-19 Electronics And Telecommunications Research Institute Method for reducing memory power consumption
US7511969B2 (en) * 2006-02-02 2009-03-31 Entorian Technologies, Lp Composite core circuit module system and method
US9632929B2 (en) * 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US20070258278A1 (en) * 2006-05-05 2007-11-08 Abdallah Bacha Memory module and methods for making and using the same
US20080028135A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. Multiple-component memory interface system and method
US7724589B2 (en) * 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US20080123305A1 (en) * 2006-11-28 2008-05-29 Smart Modular Technologies, Inc. Multi-channel memory modules for computing devices
US8131903B2 (en) * 2007-04-30 2012-03-06 Hewlett-Packard Development Company, L.P. Multi-channel memory connection system and method
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
EP2441007A1 (en) 2009-06-09 2012-04-18 Google, Inc. Programming of dimm termination resistance values
JP2014052785A (en) * 2012-09-06 2014-03-20 Toshiba Corp Memory system
KR20210098728A (en) 2020-02-03 2021-08-11 삼성전자주식회사 Stacked memory device, and operating method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5495435A (en) * 1993-11-18 1996-02-27 Nec Corporation Synchronous DRAM memory module
JP2000031382A (en) * 1998-06-17 2000-01-28 Internatl Business Mach Corp <Ibm> Semiconductor device which prevent thermal trouble by redundant configuration and its method

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5001548A (en) * 1989-03-13 1991-03-19 Coriolis Corporation Multi-chip module cooling
JP2960560B2 (en) * 1991-02-28 1999-10-06 株式会社日立製作所 Microelectronic equipment
US5241450A (en) * 1992-03-13 1993-08-31 The United States Of America As Represented By The United States Department Of Energy Three dimensional, multi-chip module
US5244146A (en) * 1992-05-08 1993-09-14 Homebrain, Inc. Energy-conserving thermostat and method
US5272664A (en) * 1993-04-21 1993-12-21 Silicon Graphics, Inc. High memory capacity DRAM SIMM
IN188196B (en) * 1995-05-15 2002-08-31 Silicon Graphics Inc
US5619471A (en) * 1995-06-06 1997-04-08 Apple Computer, Inc. Memory controller for both interleaved and non-interleaved memory
US5712448A (en) * 1996-02-07 1998-01-27 California Institute Of Technology Cooling device featuring thermoelectric and diamond materials for temperature control of heat-dissipating devices
US5841686A (en) * 1996-11-22 1998-11-24 Ma Laboratories, Inc. Dual-bank memory module with shared capacitors and R-C elements integrated into the module substrate
JP3455040B2 (en) * 1996-12-16 2003-10-06 株式会社日立製作所 Source clock synchronous memory system and memory unit
US5831890A (en) * 1996-12-16 1998-11-03 Sun Microsystems, Inc. Single in-line memory module having on-board regulation circuits
US5805520A (en) * 1997-04-25 1998-09-08 Hewlett-Packard Company Integrated circuit address reconfigurability
US5880524A (en) * 1997-05-05 1999-03-09 Intel Corporation Heat pipe lid for electronic packages
JP3480291B2 (en) * 1998-01-08 2003-12-15 日立電線株式会社 Semiconductor device and electronic device
US5978304A (en) * 1998-06-30 1999-11-02 Lsi Logic Corporation Hierarchical, adaptable-configuration dynamic random access memory
US5982654A (en) 1998-07-20 1999-11-09 Micron Technology, Inc. System for connecting semiconductor devices
KR100290445B1 (en) * 1998-09-03 2001-06-01 윤종용 Memory module and socket for same
US6294731B1 (en) * 1999-03-16 2001-09-25 Performance Interconnect, Inc. Apparatus for multichip packaging
US6164076A (en) * 1999-08-05 2000-12-26 International Business Machines Corporation Thermoelectric cooling assembly with thermal space transformer interposed between cascaded thermoelectric stages for improved thermal performance
US6757751B1 (en) * 2000-08-11 2004-06-29 Harrison Gene High-speed, multiple-bank, stacked, and PCB-mounted memory module
US6496380B1 (en) * 2000-08-24 2002-12-17 High Connection Density, Inc. High capacity memory module with high electrical design margins
US6349050B1 (en) * 2000-10-10 2002-02-19 Rambus, Inc. Methods and systems for reducing heat flux in memory systems
US6564288B2 (en) * 2000-11-30 2003-05-13 Hewlett-Packard Company Memory controller with temperature sensors

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5495435A (en) * 1993-11-18 1996-02-27 Nec Corporation Synchronous DRAM memory module
JP2000031382A (en) * 1998-06-17 2000-01-28 Internatl Business Mach Corp <Ibm> Semiconductor device which prevent thermal trouble by redundant configuration and its method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 2000, no. 04 31 August 2000 (2000-08-31) *

Also Published As

Publication number Publication date
US6349050B1 (en) 2002-02-19
EP1327248A2 (en) 2003-07-16
US20040151042A1 (en) 2004-08-05
US20030117876A1 (en) 2003-06-26
US8018789B2 (en) 2011-09-13
AU2002220140A1 (en) 2002-04-22
EP1826765B1 (en) 2010-03-24
WO2002031832A2 (en) 2002-04-18
EP1826765A2 (en) 2007-08-29
US6552948B2 (en) 2003-04-22
US8184497B2 (en) 2012-05-22
US20020041507A1 (en) 2002-04-11
US20090323386A1 (en) 2009-12-31
US6721226B2 (en) 2004-04-13
DE60141658D1 (en) 2010-05-06
EP2172939A3 (en) 2010-10-06
EP1826765A3 (en) 2008-07-09
US7599239B2 (en) 2009-10-06
EP2172939A2 (en) 2010-04-07
US20110317465A1 (en) 2011-12-29

Similar Documents

Publication Publication Date Title
WO2002031832A3 (en) Methods and systems for reducing heat flux in memory systems
WO2002051470A3 (en) Injection systems
WO2005050712A3 (en) High-temperature memory systems
EP1229471A4 (en) Automatic device, information providing device, robot device, and transaction method
GB0123789D0 (en) Hydraulic devices, methods and systems
AU2002366512A1 (en) Selective potting for controlled failure and electronic devices employing the same
WO2002050637A3 (en) Method and device for monitoring a data processing and transmission
AU2002334371A1 (en) Device, method and system for authorizing transactions
EP1422722A4 (en) Synchronous semiconductor storage device module and its control method, information device
AU2001250855A1 (en) Methods and systems for controlling consumer electronics external devices via data delivered to a device
GB0328526D0 (en) Systems and methods for providing a futures contracts on options contracts exchange device
EP1312091B8 (en) Memory device and method having data path with multiple prefetch i/o configurations
HK1057788A1 (en) Plug and seat positioning system for control applications
WO2002078800A3 (en) Electronic game enhancement systems and methods
WO1999067915A3 (en) Method and system for avoiding data loss in communications systems
EP1341178A4 (en) Reproduction system and reproduction method, and data transmission device and data transmission method
WO2003028381A3 (en) Method for delivering transport stream data
AU2001255677A1 (en) Systems and methods for generating an appliance with tie points
HK1232309A1 (en) Method for controlling a system, in particular an electrical and or electronic system with at least one application device
EP1195812A3 (en) Semiconductor device, semiconductor module and hard disk
AU2001278702A1 (en) Valve device and pipeline system
IL134743A0 (en) Method, device and system for delay equalizing in high rate data streams
MXPA03003505A (en) Method and device for the transmission of data in a television system.
AU2001252664A1 (en) Valve device and pipeline system
AU4450101A (en) Methods and systems for efficient chained certification

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2001986794

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2001986794

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: JP