WO2002039290A2 - Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion - Google Patents
Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion Download PDFInfo
- Publication number
- WO2002039290A2 WO2002039290A2 PCT/US2001/031816 US0131816W WO0239290A2 WO 2002039290 A2 WO2002039290 A2 WO 2002039290A2 US 0131816 W US0131816 W US 0131816W WO 0239290 A2 WO0239290 A2 WO 0239290A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- bits
- inversion signal
- inversion
- bus
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2003-7006227A KR20040012677A (en) | 2000-11-07 | 2001-10-12 | Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion |
GB0312605A GB2387943A (en) | 2000-11-07 | 2001-10-12 | Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion |
DE10196834T DE10196834T1 (en) | 2000-11-07 | 2001-10-12 | Method and device for reducing simultaneous switching output noise using dynamic bus inversion |
AU2002211646A AU2002211646A1 (en) | 2000-11-07 | 2001-10-12 | Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US70822100A | 2000-11-07 | 2000-11-07 | |
US09/708,221 | 2000-11-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002039290A2 true WO2002039290A2 (en) | 2002-05-16 |
WO2002039290A3 WO2002039290A3 (en) | 2003-04-03 |
Family
ID=24844882
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/031816 WO2002039290A2 (en) | 2000-11-07 | 2001-10-12 | Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion |
Country Status (6)
Country | Link |
---|---|
KR (1) | KR20040012677A (en) |
CN (1) | CN1483166A (en) |
AU (1) | AU2002211646A1 (en) |
DE (1) | DE10196834T1 (en) |
GB (1) | GB2387943A (en) |
WO (1) | WO2002039290A2 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1380961A1 (en) * | 2002-07-10 | 2004-01-14 | STMicroelectronics S.r.l. | Process and device for reducing bus switching activity and computer program product therefor |
EP1403774A1 (en) * | 2002-09-25 | 2004-03-31 | STMicroelectronics S.r.l. | Process and devices for transmitting digital signals over buses and computer program product therefor |
EP1403775A1 (en) * | 2002-09-25 | 2004-03-31 | STMicroelectronics S.r.l. | Process and devices for transmiting digital signals over buses and computer program product therefor |
EP1406388A2 (en) * | 2002-10-05 | 2004-04-07 | SAMSUNG ELECTRONICS Co. Ltd. | Integrated circuit devices having data inversion circuits therein that reduce simultaneous switching noise and support interleaving of parallel data |
GB2394088A (en) * | 2002-08-21 | 2004-04-14 | Nec Corp | Output circuit and method that inverts the data byte if the number of changed bits compared with the last byte is more than half the total number of bits. |
WO2006000944A1 (en) * | 2004-06-21 | 2006-01-05 | Koninklijke Philips Electronics N.V. | Data processing system and method for interconnect arbitration |
WO2007093906A1 (en) * | 2006-02-17 | 2007-08-23 | Ati Technologies, Inc | Dynamic bus inversion method and system |
US7408482B2 (en) | 2003-03-26 | 2008-08-05 | Samsung Electronics Co., Ltd. | Integrated circuit devices having data inversion circuits therein with multi-bit prefetch structures and methods of operating same |
US7466608B2 (en) | 2005-11-08 | 2008-12-16 | Samsung Electronics Co., Ltd. | Data input/output circuit having data inversion determination function and semiconductor memory device having the same |
US7764792B1 (en) * | 2005-01-13 | 2010-07-27 | Marvell International Ltd. | System and method for encoding data transmitted on a bus |
CN101788967A (en) * | 2010-03-09 | 2010-07-28 | 西安电子科技大学 | Encoding and decoding method for crosstalk resistant on-chip bus and encoding and decoding device thereof |
WO2011130059A1 (en) * | 2010-04-12 | 2011-10-20 | Advanced Micro Devices, Inc. | Reducing simultaneous switching outputs using data bus inversion signaling |
CN103885913A (en) * | 2014-03-26 | 2014-06-25 | 中国科学院声学研究所 | Bus encoding and decoding device and method thereof |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100877680B1 (en) * | 2006-04-04 | 2009-01-09 | 삼성전자주식회사 | Method and Computer readable recording media, and apparatus for interfacing between semiconductor devices using single ended parallel interface system |
US8552891B2 (en) | 2006-05-27 | 2013-10-08 | Samsung Electronics Co., Ltd. | Method and apparatus for parallel data interfacing using combined coding and recording medium therefor |
KR100782327B1 (en) | 2006-05-27 | 2007-12-06 | 삼성전자주식회사 | Method and Computer readable recording media, and apparatus for interfacing between semiconductor devices using single ended parallel interface system |
US7688102B2 (en) | 2006-06-29 | 2010-03-30 | Samsung Electronics Co., Ltd. | Majority voter circuits and semiconductor devices including the same |
KR100845141B1 (en) * | 2007-01-17 | 2008-07-10 | 삼성전자주식회사 | Single rate interface device, dual rate interface device and dual rate interfacing method |
KR20160058503A (en) * | 2014-11-17 | 2016-05-25 | 에스케이하이닉스 주식회사 | Semiconductor Memory Apparatus |
US10623200B2 (en) * | 2018-07-20 | 2020-04-14 | Nvidia Corp. | Bus-invert coding with restricted hamming distance for multi-byte interfaces |
US10963405B2 (en) | 2019-03-29 | 2021-03-30 | Intel Corporation | Minimum input/output toggling rate for interfaces |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0520650A1 (en) * | 1991-06-19 | 1992-12-30 | AT&T Corp. | Low power signaling using gray codes |
US5960468A (en) * | 1997-04-30 | 1999-09-28 | Sony Corporation | Asynchronous memory interface for a video processor with a 2N sized buffer and N+1 bit wide gray coded counters |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0969075A (en) * | 1995-08-31 | 1997-03-11 | Nippon Telegr & Teleph Corp <Ntt> | Bus circuit |
-
2001
- 2001-10-12 GB GB0312605A patent/GB2387943A/en not_active Withdrawn
- 2001-10-12 AU AU2002211646A patent/AU2002211646A1/en not_active Abandoned
- 2001-10-12 WO PCT/US2001/031816 patent/WO2002039290A2/en not_active Application Discontinuation
- 2001-10-12 DE DE10196834T patent/DE10196834T1/en not_active Withdrawn
- 2001-10-12 KR KR10-2003-7006227A patent/KR20040012677A/en not_active Application Discontinuation
- 2001-10-12 CN CNA018183921A patent/CN1483166A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0520650A1 (en) * | 1991-06-19 | 1992-12-30 | AT&T Corp. | Low power signaling using gray codes |
US5960468A (en) * | 1997-04-30 | 1999-09-28 | Sony Corporation | Asynchronous memory interface for a video processor with a 2N sized buffer and N+1 bit wide gray coded counters |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 07, 31 July 1997 (1997-07-31) & JP 09 069075 A (NIPPON TELEGR &TELEPH CORP <NTT>), 11 March 1997 (1997-03-11) * |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6933863B2 (en) | 2002-07-10 | 2005-08-23 | Stmicroelectronics S.R.L. | Process and device for reducing bus switching activity and computer program product therefor |
EP1380961A1 (en) * | 2002-07-10 | 2004-01-14 | STMicroelectronics S.r.l. | Process and device for reducing bus switching activity and computer program product therefor |
GB2394088B (en) * | 2002-08-21 | 2005-10-12 | Nippon Electric Co | Data output circuit and data output method |
US6946867B2 (en) | 2002-08-21 | 2005-09-20 | Nec Corporation | Data output circuit and data output method |
GB2394088A (en) * | 2002-08-21 | 2004-04-14 | Nec Corp | Output circuit and method that inverts the data byte if the number of changed bits compared with the last byte is more than half the total number of bits. |
US7372916B2 (en) | 2002-09-25 | 2008-05-13 | Stmicroelectronics S.R.L | Process and devices for transmitting digital signals over buses and computer program product therefore |
EP1403775A1 (en) * | 2002-09-25 | 2004-03-31 | STMicroelectronics S.r.l. | Process and devices for transmiting digital signals over buses and computer program product therefor |
US7991081B2 (en) | 2002-09-25 | 2011-08-02 | Stmicroelectronics S.R.L. | Process and devices for transmitting digital signals over buses and computer program product therefore |
US6943706B2 (en) | 2002-09-25 | 2005-09-13 | Stmicroelectronics S.R.L. | Process and devices for transmitting digital signals over buses and computer program product therefore |
EP1403774A1 (en) * | 2002-09-25 | 2004-03-31 | STMicroelectronics S.r.l. | Process and devices for transmitting digital signals over buses and computer program product therefor |
EP1406388A2 (en) * | 2002-10-05 | 2004-04-07 | SAMSUNG ELECTRONICS Co. Ltd. | Integrated circuit devices having data inversion circuits therein that reduce simultaneous switching noise and support interleaving of parallel data |
EP1406388A3 (en) * | 2002-10-05 | 2006-12-20 | SAMSUNG ELECTRONICS Co. Ltd. | Integrated circuit devices having data inversion circuits therein that reduce simultaneous switching noise and support interleaving of parallel data |
US7408482B2 (en) | 2003-03-26 | 2008-08-05 | Samsung Electronics Co., Ltd. | Integrated circuit devices having data inversion circuits therein with multi-bit prefetch structures and methods of operating same |
WO2006000944A1 (en) * | 2004-06-21 | 2006-01-05 | Koninklijke Philips Electronics N.V. | Data processing system and method for interconnect arbitration |
US7698514B2 (en) | 2004-06-21 | 2010-04-13 | Nxp B.V. | Data processing system and method for interconnect arbitration |
US7764792B1 (en) * | 2005-01-13 | 2010-07-27 | Marvell International Ltd. | System and method for encoding data transmitted on a bus |
USRE45334E1 (en) * | 2005-01-13 | 2015-01-13 | Marvell International Ltd. | System and method for encoding data transmitted on a bus |
USRE44777E1 (en) | 2005-01-13 | 2014-02-25 | Marvell International Ltd. | System and method for encoding data transmitted on a bus |
US7869525B2 (en) | 2005-08-01 | 2011-01-11 | Ati Technologies, Inc. | Dynamic bus inversion method and system |
US7466608B2 (en) | 2005-11-08 | 2008-12-16 | Samsung Electronics Co., Ltd. | Data input/output circuit having data inversion determination function and semiconductor memory device having the same |
WO2007093906A1 (en) * | 2006-02-17 | 2007-08-23 | Ati Technologies, Inc | Dynamic bus inversion method and system |
EP2600578A1 (en) * | 2006-02-17 | 2013-06-05 | ATI Technologies Inc. | Dynamic bus inversion method and system |
CN101788967A (en) * | 2010-03-09 | 2010-07-28 | 西安电子科技大学 | Encoding and decoding method for crosstalk resistant on-chip bus and encoding and decoding device thereof |
US8260992B2 (en) | 2010-04-12 | 2012-09-04 | Advanced Micro Devices, Inc. | Reducing simultaneous switching outputs using data bus inversion signaling |
WO2011130059A1 (en) * | 2010-04-12 | 2011-10-20 | Advanced Micro Devices, Inc. | Reducing simultaneous switching outputs using data bus inversion signaling |
CN103885913A (en) * | 2014-03-26 | 2014-06-25 | 中国科学院声学研究所 | Bus encoding and decoding device and method thereof |
Also Published As
Publication number | Publication date |
---|---|
GB2387943A (en) | 2003-10-29 |
AU2002211646A1 (en) | 2002-05-21 |
WO2002039290A3 (en) | 2003-04-03 |
GB0312605D0 (en) | 2003-07-09 |
CN1483166A (en) | 2004-03-17 |
KR20040012677A (en) | 2004-02-11 |
DE10196834T1 (en) | 2003-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2002039290A2 (en) | Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion | |
US6016066A (en) | Method and apparatus for glitch protection for input buffers in a source-synchronous environment | |
US7216187B2 (en) | Memory system including a circuit to convert between parallel and serial bits | |
US6687721B1 (en) | Random number generator with entropy accumulation | |
US5511170A (en) | Digital bus data retention | |
JP3683892B2 (en) | Method and system for improved differential form transition coding | |
US20050127947A1 (en) | Output buffer slew rate control using clock signal | |
US7436220B2 (en) | Partially gated mux-latch keeper | |
US6721918B2 (en) | Method and apparatus for encoding a bus to minimize simultaneous switching outputs effect | |
US20030158991A1 (en) | Transceiver circuitry for sending and detecting OOB signals on serial ATA buses | |
US5349666A (en) | Reduced power line fluctuation/noise circuit by increasing impedance level when number of bus lines simultaneously change state exceeds the predetermined number | |
US6118297A (en) | Voting circuit and method | |
EP0839424B1 (en) | Extended chip select reset apparatus and method | |
WO2005006691A1 (en) | Low power differential link interface methods and apparatuses | |
US6931075B2 (en) | Event detection with a digital processor | |
GB2409120A (en) | A noise-resistant PVT compensation control circuit for an output buffer | |
JP2864611B2 (en) | Semiconductor memory | |
JP3305968B2 (en) | Signal transfer device | |
EP1094396A2 (en) | Bus system suitable for increasing transmission speed | |
JP2000207073A (en) | System and method for bus | |
US7519892B1 (en) | Binary data encoding/decoding with error detection, such as for communicating between computing platform components | |
US20060101364A1 (en) | Method and apparatus for data distribution in a high speed processing unit | |
US6304104B1 (en) | Method and apparatus for reducing worst case power | |
US7813447B2 (en) | Apparatus, system, and method for dynamic phase equalization in a communication channel | |
RU2151463C1 (en) | Device for counting pulses |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
ENP | Entry into the national phase |
Ref document number: 0312605 Country of ref document: GB Kind code of ref document: A Free format text: PCT FILING DATE = 20011012 |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 018183921 Country of ref document: CN Ref document number: 1020037006227 Country of ref document: KR |
|
RET | De translation (de og part 6b) |
Ref document number: 10196834 Country of ref document: DE Date of ref document: 20031113 Kind code of ref document: P |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10196834 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase | ||
WWP | Wipo information: published in national office |
Ref document number: 1020037006227 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWR | Wipo information: refused in national office |
Ref document number: 1020037006227 Country of ref document: KR |