WO2002091384A1 - A memory device with a self-assembled polymer film and method of making the same - Google Patents

A memory device with a self-assembled polymer film and method of making the same Download PDF

Info

Publication number
WO2002091384A1
WO2002091384A1 PCT/US2002/014236 US0214236W WO02091384A1 WO 2002091384 A1 WO2002091384 A1 WO 2002091384A1 US 0214236 W US0214236 W US 0214236W WO 02091384 A1 WO02091384 A1 WO 02091384A1
Authority
WO
WIPO (PCT)
Prior art keywords
memory device
memory
forming
polymer
contacts
Prior art date
Application number
PCT/US2002/014236
Other languages
French (fr)
Inventor
Juri H. Krieger
Nikolay F. Yudanov
Original Assignee
Advanced Micro Devices, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices, Inc. filed Critical Advanced Micro Devices, Inc.
Priority to JP2002588554A priority Critical patent/JP4886160B2/en
Priority to EP02725935A priority patent/EP1397809B1/en
Priority to DE60220912T priority patent/DE60220912T2/en
Priority to KR1020037014466A priority patent/KR100900080B1/en
Publication of WO2002091384A1 publication Critical patent/WO2002091384A1/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0009RRAM elements whose operation depends upon chemical change
    • G11C13/0014RRAM elements whose operation depends upon chemical change comprising cells based on organic memory material
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y30/00Nanotechnology for materials or surface science, e.g. nanocomposites
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5664Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using organic memory material storage elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0009RRAM elements whose operation depends upon chemical change
    • G11C13/0014RRAM elements whose operation depends upon chemical change comprising cells based on organic memory material
    • G11C13/0016RRAM elements whose operation depends upon chemical change comprising cells based on organic memory material comprising polymers

Definitions

  • the present invention relates to the field of electronic memories, and more particularly, to the structure and formation of a polymer memory.
  • the ever-increasing memory demands require the storing of more bits per DRAM chip to increase storage capacity.
  • the number of bits per DRAM chip can be increased either by increasing the DRAM cell density (i.e., the number of cells per given chip area), or the DRAM cell capacity (i.e., the number of bits stored in each cell).
  • Increasing the DRAM cell density requires the development of an advanced circuit design and fabrication techniques to pack smaller cells into denser arrays, which is time consuming and requires expensive photolithographic process equipment.
  • DRAM cells become smaller and the arrays more dense, physical device aspects, such as the charge stored per capacitor, will become limiting factors.
  • the memory capacity can be increased, for " both volatile memory, such as DRAM, and non-volatile memory such as flash memory, by storing multiple bits per cell.
  • more than the traditional two voltage levels can be retained in the storage mechanism of a cell with each voltage level representing a different data value. For example, assume that for a given cell, data can be stored as one of four allowed voltage_ levels.
  • a voltage of OV can then be used to represent a two-bit logic word "00", a voltage of approximately IV to represent a logic "01”, a voltage of approximately 2V to represent a logic "10” and a voltage of approximately 3V to represent a logic "11".
  • an NSB and a LSB can be stored in a single cell. The exact voltages and the number of voltage levels used depend on the desired design.
  • embodiments of the present invention provide a method of forming a memory cell comprising forming a first electrode and forming a memory element on the first electrode by self-assembly.
  • the memory element comprises a polymer that adheres only to the first electrode and has multiple resistance values that are selectable by exposure of the polymer to an electric field.
  • a second electrode is formed on the first memory element.
  • a memory device comprising an addressable array of transistors and a dielectric layer covering the transistor array.
  • a plurality of contacts toward the transistor array are provided through the dielectric layer, with at least some of the contacts being exposed.
  • Memory elements are formed on at least some of the contacts, with the memory elements being formed only on the contacts and not on the dielectric layer.
  • a common electrode is provided that contacts each of the memory elements.
  • a still further aspect of the present invention provides a method of assembling a memory device, comprising the steps of forming an array of transistors and covering these transistors with a dielectric layer. Conductive contacts to the transistors through the dielectric layer are formed. Memory elements with multiple selectable resistance values are formed on the conductive contacts by self-assembly. A common electrode is formed on the memory elements that contacts to each of the memory elements.
  • Figure 1 is a schematic depiction of a memory chip constructed in accordance with an embodiment of the present invention.
  • Figure 2 is a perspective view of a cross-section of a portion of a memory chip in accordance with embodiments of the present invention during one step of the assembly process.
  • Figure 3 is a side view of the memory array of Figure 2, during one step of the assembly process in accordance with embodiments of the present invention.
  • Figure 4 shows the structure of Figure 3 following the deposition of a barrier layer on the conductive plug, in accordance with embodiments of the present invention.
  • Figure 5 depicts the structure of Figure 4, following the deposition of an adhesion layer on the barrier layer, in accordance with embodiments of the present invention.
  • Figure 6 shows the structure of Figure 5, following the deposition of a polymer memory element on a conductive contact, formed by self-assembly, in accordance with embodiments of the present invention.
  • Figure 7 depicts the structure Figure 6, following the formation of a common electrode over the memory elements, in accordance with embodiments of the present invention.
  • Figure 8 is a schematic depiction of the self-assembly process, in accordance with embodiments of the present invention.
  • Figure 9 depicts a schematic-cross-section of a self-assembled conductive path arrangement, in accordance with embodiments of the present invention.
  • the present invention addresses and solves problems related to the formation of memory cells and memory devices, including that of providing a multi-bit memory cell that increases chip density and can be readily assembled.
  • the present invention achieves this, in part, by providing a memory device with an addressable array of transistors, a dielectric layer covering a transistor array, and a plurality of contacts to the transistor arrays through the dielectric layer.
  • Memory elements are formed on the contacts by a self-assembly process.
  • These memory elements in embodiments of the invention, comprise a material that changes resistance in response to an applied electric field. Multiple resistance values are selectable and settable in these memory elements. The multiple resistance values correspond to multiple-bit values in each memory cell.
  • Exemplary materials employed as the memory elements include polyconjugated polymers, phtalocyanine, and porphyrins.
  • the self- assembly method of forming the memory device provides an efficient and elegant method of creating a highly compact memory device with multiple-bit memory cells.
  • a charge representing a "0" or "1" is stored in a storage capacitor fabricated on a semiconductor wafer.
  • the charge injection into the storage capacitor is controlled by a FET having its source connected to one terminal of the storage capacitor and its drain selectively connected to a power supply, for example, to V ss .
  • the other terminal of the storage capacitor can be connected to a common ground.
  • Such devices and their operation are well known in the art.
  • the storage capacitors, the FET's and the interconnects are defined by photolithography, which is an expensive process.
  • the memory device 10 of the present invention includes a number of DRAM cells 12, with each DRAM cell 12 having a transistor 14 and a memory element 16. In the illustrated exemplary embodiment, a total of sixteen DRAM cells 12 are provided. It should be apparent to those of skill in the art, however, that such an arrangement is exemplary only for illustration purposes. Memory devices having a much larger number of DRAM cells in the memory array may be provided. A column decoder 18 and a row decoder 20 are provided in the memory chip to address the individual memory cells.
  • An RGA block 22 operates to receive a register address signal (RGA) during a DMA data transfer, for example. This determines the destination for data and generates a dynamic RAM address that selects the location of the data within the memory cells 12.
  • RGA register address signal
  • Each of the memory cells 16 is connected to a common electrode 38 at one terminal, and the other terminal is connected to the transistor 14 in the individual memory cells 12.
  • the circuitry of the memory device depicted in Figure 1 is exemplary only as other circuit arrangements can be employed without departing from the scope of the present invention. In such applications, the memory elements typically formed by storage capacitors are replaced with the multi-bit resistance memory elements of the present invention.
  • FIG. 2 depicts a cross-sectional perspective view of a portion of the memory chip taken along the cross-section III-III, but without the memory elements 16.
  • An exemplary FET is formed on a P-type silicon substrate 22 and the transistor array is formed within and on the substrate 22. Note that the transistors are not depicted in " substrate 22 in Figure 1 for illustration purposes. Only the contacts 27 (or conductive plugs ⁇ are depicted. These conductive plugs 27 extend to a dielectric layer 33 and end at a recess 32. In practice, the conductive plugs 27 may comprise any suitable conductive material, such as aluminum or copper, for example. In the embodiment described below, it is assumed, however, that the conductive plug 27 comprises aluminum.
  • a barrier layer 30 is provided on top of the conductive plug 27 and will be described in further detail below. Barrier layer 30 comprises a material that prevents interaction between the conductive plug 27 and an adhesion layer that will be formed above the barrier layer 30.
  • a common electrode 38 covers the memory cells 12, although the electrode is not depicted in Figure 1 as covering the cells 12 so as not to obscure the underlying structure.
  • FIG 3 a cross-section of the substrate 22, including the formation of the transistors and the transistor array, is depicted. Source and drain regions 24, 26 are provided along with a gate electrode 28 in the transistors. Contacts 25, 29, 27 are shown as extending to the various elements of the transistors.
  • a gate dielectric layer, such as silicon oxide, is referenced with reference numeral 31.
  • the conductive plugs 27 extend from a drain 26, for example, and terminate at the opening of a recess 32 in the dielectric layer 33. Conventional methodology forming the transistor array to this point may be employed.
  • a barrier layer 30 as described earlier, is formed on top of the connective plugs 27, as depicted in detail in Fig. 4.
  • the barrier layer 30 comprises a material that prevents interaction between the material of the conductive plug 27 and the adhesion layer or the polymeric material that will be subsequently deposited above it.
  • the barrier layer 30 may comprise tungsten, for example.
  • Other materials suitable for use as a barrier layer may be employed without departing from the scope of the invention.
  • the barrier layer 30 needs to be conductive, however.
  • a thin adhesion layer 39 is provided on the barrier layer 30 in certain embodiments of the present invention. This is depicted in detail in Fig. 5.
  • the choice of material for the adhesion layer 39 is made so that the molecular film that will be deposited on the adhesion layer 39 will adhere to the adhesion layer 39 and not to the dielectric layer 33.
  • an adhesion layer 39 of copper is suitable to serve as an adhesion layer for a number of different molecular films, such as polymethylphenylacerylene, or cupperphtalocyanine.
  • this specific choice of the thin adhesion layer 39 is dependent upon the molecular film that will be employed.
  • the self-assembly method is employed to cause the molecular and polymer film to adhere only to the adhesion layer 39 and not to the dielectric layer 33. This places the memory elements at precise locations on the contacts connecting to the transistor array.
  • the particular molecular films that are deposited by self-assembly in the present invention have the property of exhibiting a resistivity that is controllably adjustable in response to electric field or current. Once set into a particular resistance state, the memory element will retain that state for a period of time unless the resistance value is erased.
  • the memory array or memory device is located in a relatively large volume or chamber or a small volume with a liquid monomer is provided. A monomer gas is also provided in the large volume. The memory cell or memory device is held within this chamber for a period of time, such as three hours, and maintained at a desired temperature range, such as at approximately room temperature. These values are exemplary only as other values may be used depending upon the particular materials employed.
  • the material is a conjugated polymer.
  • the material is a phtalocyanine.
  • the material is a po hyrin.
  • the present invention provides a self-assembly method in which the memory device or memory cell is placed in a large chamber, as in Figure 8, in which a gas monomer is provided. A relatively small volume of liquid monomer 52 is also placed in the chamber 50.
  • the monomer is methylphenylacetylene.
  • the polymerization creates a polymeric film of the conjugated polymer that takes place at the gas, solid interface. This permits forming polymer films from a monomer onto a non-flat and complicated surface, in this case, the contacts of the transistor array.
  • a conjugated polymeric film of polymethylphenylacetylene is produced, typically with a thickness of approximately 1000 A after the memory cell or memory device has been held in the chamber 50 at room temperature for approximately three hours.
  • the film 35 is depicted in Fig. 6.
  • the polymeric film 35 that is formed is cupperphtalocyanine.
  • the monomer gas that is used is tetracyanobenzene.
  • polymeric films and monomers are exemplary only, as those that are skilled in the art will recognize that other polymeric firms and monomers for creating such films may be employed without departing from the scope of the invention.
  • polyconjugated polymers useful in the present invention the following may be employed: polyparaphenylene, polyphenylvenyene, polyaniline, polythiophene or polypyrrole.
  • a common electrode is formed over each of the contacts 35.
  • the common electrode 38 may be any suitable conductive material, such as aluminum, tungsten, gold, copper, etc.
  • the common electrode 38 may be formed by evaporation, for example.
  • the memory cells of the present invention have the characteristic that they can assume different resistivity levels in response to the application of electric fields or current. For example, by proper application of a write current, the memory cell is impressed with different selected resistivities. For example, these resistivity levels may be 300 ohms, corresponding to a "00" value, approximately 400 ohms, corresponding to a "01" value, and approximately 650 alms, corresponding to a "11" value. These different resistivity levels are achieved by providing different write currents to the memory cell. [43] In addition to its use in forming a memory device, the self-assembly method of the present invention may also be employed to form connecting pads and paths having a reversibly programmable resistance.
  • a silicon substrate 60 is etched to provide an overhanging rib 62.
  • the overhang can be produced by conventional techniques such as anisotropic chemical etching or ion beam milling.
  • Depositing layer 64 of the exemplary molecular composite material on the surface creates a plurality of electrically isolated pathways to be formed, without requiring photolighographic processes.
  • Such pathways can provide novel ways to selectively interconnect different devices on a chip, since the resistivity of these pathways can be reversibly changed between an "off state and an "on” state by applying an external electric field or flowing an electric current through the pathway.
  • the present invention as described above, provides a memory device that may be readily assembled by self-assembly, and produces multi-bit memory cells on a conventional trarisistory array. This increases the effective bit storage density of a memory device.
  • the self-assembly method allows polymers of the memory cells to be precisely located at each of the contacts of the transistor array.

Abstract

A memory device with multi-bit memory cells and method of making the same uses self-assembly to provide polymer memory cells on the contacts to a transistor array. Employing self-assembly produces polymer memory cells at the precise locations of the contacts of the transistor array. The polymer memory cells change resistance values in response to electric current above a specified threshold value. The memory cells retain the resistivity values over time.

Description

A MEMORY DEVICE WITH A SELF- ASSEMBLED POLYMER FILM AND METHOD OF MAKING THE
SAME
RELATED APPLICATIONS
[01] This application contains subject matter related to the subject matter disclosed in copending U.S. Provisional Patent Application Serial No. 60/289,054.
FIELD OF THE INVENTION
[02] The present invention relates to the field of electronic memories, and more particularly, to the structure and formation of a polymer memory.
BACKGROUND OF THE INVENTION
[03] Current computer processing systems operate on binary data wherein a logic one is represented by a high voltage level (approximately Vcc, typically 3.3 or 5 Volts) and logic 0 is represented by a low voltage level (approximately Vss, typically 0 volts or ground). Conventional random access memory cells, such as dynamic (DRAM), charge a cell capacitor to the high voltage level to store a logic one and discharge the capacitor to low voltage level to store a logic zero. During a DRAM read, the voltage on a cell capacitor is differentially sensed against a reference voltage set between Vcc and Vss and then, depending on the result, restored by latching the foil Vcc or Vss level. Data from the cell is similarly output to the periphery and ultimately outside the DRAM device itself by driving various input/output (I/O) lines to approximately Vcc or Vss.
[04] The ever-increasing memory demands require the storing of more bits per DRAM chip to increase storage capacity. The number of bits per DRAM chip can be increased either by increasing the DRAM cell density (i.e., the number of cells per given chip area), or the DRAM cell capacity (i.e., the number of bits stored in each cell). Increasing the DRAM cell density requires the development of an advanced circuit design and fabrication techniques to pack smaller cells into denser arrays, which is time consuming and requires expensive photolithographic process equipment. Further, as DRAM cells become smaller and the arrays more dense, physical device aspects, such as the charge stored per capacitor, will become limiting factors.
[05] The memory capacity can be increased, for "both volatile memory, such as DRAM, and non-volatile memory such as flash memory, by storing multiple bits per cell. In one approach, more than the traditional two voltage levels can be retained in the storage mechanism of a cell with each voltage level representing a different data value. For example, assume that for a given cell, data can be stored as one of four allowed voltage_ levels. A voltage of OV can then be used to represent a two-bit logic word "00", a voltage of approximately IV to represent a logic "01", a voltage of approximately 2V to represent a logic "10" and a voltage of approximately 3V to represent a logic "11". In this fashion, an NSB and a LSB can be stored in a single cell. The exact voltages and the number of voltage levels used depend on the desired design.
[06] The actual implementation of multi-valued memory presents a number of problems. For instance, Murotani et al. (1997 IEEE International Solid State Circuit Conference, Digest of Technical Papers, pp. 74-75, 1997) have proposed a 4-level storage device in which both a most significant bit (MSB) and a least significant bit (LSB) can be stored in a single cell as function of capacitor voltage. The MSB is detected by sensing the stored voltage against a reference voltage that is substantially one-half of Vcc. After sensing the MSB, the LSB is then sensed against one-half of Vcc of offset by approximately one-third Vcc. The sign of the offset (+,-) depends on the MSB (1, 0).
[07] Obtaining an adequate sense signal in such a system disadvantageous^ requires that the storage capacitor has a large capacitance, which in turn implies a chip area occupied by the storage element or the use of a high dielectric constant material in constructing the capacitor, or possibly a combination of both.
[08] There is a need for providing an elegant circuit for implementing multi-valued storage with efficient use of chip area. SUMMARY OF THE INVENTION
[09] These and other needs are met by embodiments of the present invention, which provide a method of forming a memory cell comprising forming a first electrode and forming a memory element on the first electrode by self-assembly. The memory element comprises a polymer that adheres only to the first electrode and has multiple resistance values that are selectable by exposure of the polymer to an electric field. A second electrode is formed on the first memory element.
[10] The earlier stated needs are also met by other embodiments of the present invention which provide a memory device comprising an addressable array of transistors and a dielectric layer covering the transistor array. A plurality of contacts toward the transistor array are provided through the dielectric layer, with at least some of the contacts being exposed. Memory elements are formed on at least some of the contacts, with the memory elements being formed only on the contacts and not on the dielectric layer. A common electrode is provided that contacts each of the memory elements.
[11] A still further aspect of the present invention provides a method of assembling a memory device, comprising the steps of forming an array of transistors and covering these transistors with a dielectric layer. Conductive contacts to the transistors through the dielectric layer are formed. Memory elements with multiple selectable resistance values are formed on the conductive contacts by self-assembly. A common electrode is formed on the memory elements that contacts to each of the memory elements.
[12] The foregoing and other features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
[13] Figure 1 is a schematic depiction of a memory chip constructed in accordance with an embodiment of the present invention. [14] Figure 2 is a perspective view of a cross-section of a portion of a memory chip in accordance with embodiments of the present invention during one step of the assembly process.
[15] Figure 3 is a side view of the memory array of Figure 2, during one step of the assembly process in accordance with embodiments of the present invention.
[16] Figure 4 shows the structure of Figure 3 following the deposition of a barrier layer on the conductive plug, in accordance with embodiments of the present invention.
[17] Figure 5 depicts the structure of Figure 4, following the deposition of an adhesion layer on the barrier layer, in accordance with embodiments of the present invention.
[18] Figure 6 shows the structure of Figure 5, following the deposition of a polymer memory element on a conductive contact, formed by self-assembly, in accordance with embodiments of the present invention.
[19] Figure 7 depicts the structure Figure 6, following the formation of a common electrode over the memory elements, in accordance with embodiments of the present invention.
[20] Figure 8 is a schematic depiction of the self-assembly process, in accordance with embodiments of the present invention.
[21] Figure 9 depicts a schematic-cross-section of a self-assembled conductive path arrangement, in accordance with embodiments of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
[22] The present invention addresses and solves problems related to the formation of memory cells and memory devices, including that of providing a multi-bit memory cell that increases chip density and can be readily assembled. The present invention achieves this, in part, by providing a memory device with an addressable array of transistors, a dielectric layer covering a transistor array, and a plurality of contacts to the transistor arrays through the dielectric layer. Memory elements are formed on the contacts by a self-assembly process. These memory elements, in embodiments of the invention, comprise a material that changes resistance in response to an applied electric field. Multiple resistance values are selectable and settable in these memory elements. The multiple resistance values correspond to multiple-bit values in each memory cell. Exemplary materials employed as the memory elements include polyconjugated polymers, phtalocyanine, and porphyrins. The self- assembly method of forming the memory device provides an efficient and elegant method of creating a highly compact memory device with multiple-bit memory cells. [23] In a traditional DRAM memory chip, a charge representing a "0" or "1" is stored in a storage capacitor fabricated on a semiconductor wafer. The charge injection into the storage capacitor is controlled by a FET having its source connected to one terminal of the storage capacitor and its drain selectively connected to a power supply, for example, to Vss. The other terminal of the storage capacitor can be connected to a common ground. Such devices and their operation are well known in the art. The storage capacitors, the FET's and the interconnects are defined by photolithography, which is an expensive process. [24] The memory device 10 of the present invention includes a number of DRAM cells 12, with each DRAM cell 12 having a transistor 14 and a memory element 16. In the illustrated exemplary embodiment, a total of sixteen DRAM cells 12 are provided. It should be apparent to those of skill in the art, however, that such an arrangement is exemplary only for illustration purposes. Memory devices having a much larger number of DRAM cells in the memory array may be provided. A column decoder 18 and a row decoder 20 are provided in the memory chip to address the individual memory cells.
[25] An RGA block 22 operates to receive a register address signal (RGA) during a DMA data transfer, for example. This determines the destination for data and generates a dynamic RAM address that selects the location of the data within the memory cells 12. [26] Each of the memory cells 16 is connected to a common electrode 38 at one terminal, and the other terminal is connected to the transistor 14 in the individual memory cells 12. [27] The circuitry of the memory device depicted in Figure 1 is exemplary only as other circuit arrangements can be employed without departing from the scope of the present invention. In such applications, the memory elements typically formed by storage capacitors are replaced with the multi-bit resistance memory elements of the present invention. [28] Figure 2 depicts a cross-sectional perspective view of a portion of the memory chip taken along the cross-section III-III, but without the memory elements 16. [29] An exemplary FET is formed on a P-type silicon substrate 22 and the transistor array is formed within and on the substrate 22. Note that the transistors are not depicted in "substrate 22 in Figure 1 for illustration purposes. Only the contacts 27 (or conductive plugs} are depicted. These conductive plugs 27 extend to a dielectric layer 33 and end at a recess 32. In practice, the conductive plugs 27 may comprise any suitable conductive material, such as aluminum or copper, for example. In the embodiment described below, it is assumed, however, that the conductive plug 27 comprises aluminum. A barrier layer 30 is provided on top of the conductive plug 27 and will be described in further detail below. Barrier layer 30 comprises a material that prevents interaction between the conductive plug 27 and an adhesion layer that will be formed above the barrier layer 30.
[30] A common electrode 38 covers the memory cells 12, although the electrode is not depicted in Figure 1 as covering the cells 12 so as not to obscure the underlying structure. [31] Referring now to Figure 3, a cross-section of the substrate 22, including the formation of the transistors and the transistor array, is depicted. Source and drain regions 24, 26 are provided along with a gate electrode 28 in the transistors. Contacts 25, 29, 27 are shown as extending to the various elements of the transistors. A gate dielectric layer, such as silicon oxide, is referenced with reference numeral 31. As depicted in Figure 3, the conductive plugs 27 extend from a drain 26, for example, and terminate at the opening of a recess 32 in the dielectric layer 33. Conventional methodology forming the transistor array to this point may be employed.
[32] A barrier layer 30 as described earlier, is formed on top of the connective plugs 27, as depicted in detail in Fig. 4. The barrier layer 30 comprises a material that prevents interaction between the material of the conductive plug 27 and the adhesion layer or the polymeric material that will be subsequently deposited above it. In embodiments of the invention in which the conductive plug 27 comprises aluminum, the barrier layer 30 may comprise tungsten, for example. Other materials suitable for use as a barrier layer may be employed without departing from the scope of the invention. The barrier layer 30 needs to be conductive, however.
[33] Following the deposition of a barrier layer 30 by evaporation, for example, to a thickness of approximately lOOA, for example, a thin adhesion layer 39 is provided on the barrier layer 30 in certain embodiments of the present invention. This is depicted in detail in Fig. 5. The choice of material for the adhesion layer 39 is made so that the molecular film that will be deposited on the adhesion layer 39 will adhere to the adhesion layer 39 and not to the dielectric layer 33. For example, assuming the conductive plug 27 comprises aluminum, and the barrier layer 30 comprises tungsten, as in the exemplary embodiment, an adhesion layer 39 of copper is suitable to serve as an adhesion layer for a number of different molecular films, such as polymethylphenylacerylene, or cupperphtalocyanine. Hence, this specific choice of the thin adhesion layer 39 is dependent upon the molecular film that will be employed. The self-assembly method is employed to cause the molecular and polymer film to adhere only to the adhesion layer 39 and not to the dielectric layer 33. This places the memory elements at precise locations on the contacts connecting to the transistor array. [34] As will be described in more detail later, the particular molecular films that are deposited by self-assembly in the present invention have the property of exhibiting a resistivity that is controllably adjustable in response to electric field or current. Once set into a particular resistance state, the memory element will retain that state for a period of time unless the resistance value is erased.
[35] In order to self-assemble the molecular film on the adhesion layer 39, in embodiments of the invention the memory array or memory device is located in a relatively large volume or chamber or a small volume with a liquid monomer is provided. A monomer gas is also provided in the large volume. The memory cell or memory device is held within this chamber for a period of time, such as three hours, and maintained at a desired temperature range, such as at approximately room temperature. These values are exemplary only as other values may be used depending upon the particular materials employed.
[36] A number of different materials may be used as the molecular and polymer film. In certain embodiments of the invention, the material is a conjugated polymer. In certain other embodiments, the material is a phtalocyanine. In other embodiments of the invention, the material is a po hyrin. These materials are described in an article by one of the inventors of the present application, entitled "Structural Instability of One-dimensional Systems as a Physical Principal Underlying the Functioning of Molecular Electronic Devices," Journal of Structural Chemistry, Vol. 40, No. 4, 1999 (Ju. H. Krieger). This reference is hereby expressly incorporated by reference into the present application.
[37] In order to deposit the polymer on the adhesion layer, the present invention provides a self-assembly method in which the memory device or memory cell is placed in a large chamber, as in Figure 8, in which a gas monomer is provided. A relatively small volume of liquid monomer 52 is also placed in the chamber 50. In exemplary embodiments of the invention, the monomer is methylphenylacetylene. The polymerization creates a polymeric film of the conjugated polymer that takes place at the gas, solid interface. This permits forming polymer films from a monomer onto a non-flat and complicated surface, in this case, the contacts of the transistor array.
[38] In the exemplary embodiment of a monomer of methylphenylacetylene, a conjugated polymeric film of polymethylphenylacetylene is produced, typically with a thickness of approximately 1000 A after the memory cell or memory device has been held in the chamber 50 at room temperature for approximately three hours. The film 35 is depicted in Fig. 6. [39] In other embodiments of the invention, the polymeric film 35 that is formed is cupperphtalocyanine. In these embodiments, the monomer gas that is used is tetracyanobenzene.
[40] These polymeric films and monomers are exemplary only, as those that are skilled in the art will recognize that other polymeric firms and monomers for creating such films may be employed without departing from the scope of the invention. As examples - of polyconjugated polymers useful in the present invention, the following may be employed: polyparaphenylene, polyphenylvenyene, polyaniline, polythiophene or polypyrrole. [41] As depicted in Figure 7, after the deposition of the polymer by self-assembly on the conductive contacts to the transistor array, a common electrode is formed over each of the contacts 35. The common electrode 38 may be any suitable conductive material, such as aluminum, tungsten, gold, copper, etc. The common electrode 38 may be formed by evaporation, for example.
[42] Once assembled, the memory cells of the present invention have the characteristic that they can assume different resistivity levels in response to the application of electric fields or current. For example, by proper application of a write current, the memory cell is impressed with different selected resistivities. For example, these resistivity levels may be 300 ohms, corresponding to a "00" value, approximately 400 ohms, corresponding to a "01" value, and approximately 650 alms, corresponding to a "11" value. These different resistivity levels are achieved by providing different write currents to the memory cell. [43] In addition to its use in forming a memory device, the self-assembly method of the present invention may also be employed to form connecting pads and paths having a reversibly programmable resistance. For example, as seen in Fig.9, a silicon substrate 60 is etched to provide an overhanging rib 62. The overhang can be produced by conventional techniques such as anisotropic chemical etching or ion beam milling. Depositing layer 64 of the exemplary molecular composite material on the surface creates a plurality of electrically isolated pathways to be formed, without requiring photolighographic processes. Such pathways can provide novel ways to selectively interconnect different devices on a chip, since the resistivity of these pathways can be reversibly changed between an "off state and an "on" state by applying an external electric field or flowing an electric current through the pathway.
[44] The present invention as described above, provides a memory device that may be readily assembled by self-assembly, and produces multi-bit memory cells on a conventional trarisistory array. This increases the effective bit storage density of a memory device. The self-assembly method allows polymers of the memory cells to be precisely located at each of the contacts of the transistor array.
[45] Although the present invention has been described and illustrated in detail, it is to be clearly understood that the same by way of illustration and example only and is not to be taken by way of limitation, the scope of the present invention being limited only by the terms of the appended claims.

Claims

WHAT IS CLAIMED IS:
1. A memory device, comprising: an addressable array of transistors; a dielectric layer covering the transistor array; a plurality of contacts to the transistor array through the dielectric layer with at least some of the contacts exposed; memory elements on at least some of the contacts, with the memory elements being formed only on the contacts and not on the dielectric layer; and a common electrode contacting each of the memory elements.
2. The memory device of claim 1, wherein the contacts include a first conductive material contacting the transistor and extending through the dielectric layer.
3. The memory device of claim 2, wherein the memory elements comprise a material that changes resistance in response to an applied electric field.
4. The memory device of claim 3, wherein the material is capable of being set to and remaining at one of at least three distinct resistance values.
5. The memory device of claim 4, wherein the material has the property of adhering only to the contacts and not to the dielectric layer.
6. The memory device of claim 4, wherein the material is a polyconjugated polymer.
7. The memory device of claim 6, wherein the polyconjugatedpolymer is at least one of: polyparaphenlyene, polyphenylvenyene, polyanilinie, polythiophene, or polypyrrole.
8. The memory device of claim 4, wherein the material is a polymeric phtalocyanine.
9. The memory device of claim 4, wherein the material is a polymeric poφhyrin.
10. The memory device of claim 3, wherein the contacts include a conductive plug extending from the transistor towards a top surface of the dielectric layer, a barrier layer on a top of the conductive plug, and an adhesion layer on the barrier layer.
11. The memory device of claim 10, wherein the conductive plug comprises aluminum.
12. The memory device of claim 11, wherein the barrier layer comprises tungsten.
13. The memory device of claim 12, wherein the adhesion layer comprises copper or a copper alloy.
14. The memory device of claim 13, wherein the material is a polyconjugated polymer.
15. The memory device of claim 13, wherein the material is a polymeric phtalocyanine.
16. The memory device of claim 13, wherein the material is a polymeric porphyrin.
17. The memory device of claim 13, wherein the material is at least one of a polyconjugated polymer, a polymeric phtalocyanine, or a polymeric porphyrin.
18. The memory device of claim 17, wherein the common electrode comprises aluminum.
19. A method of assembling a memory device, comprising the steps of: forming an array of transistors; covering the transistors with a dielectric layer; forming conductive contacts to the transistors through the dielectric layer; forming memory elements with multiple selectable resistance values on the conductive contacts by self-assembly; and forming a common electrode on the memory elements connecting to each of the memory elements.
20. The method of claim 19, wherein the step of forming memory elements includes depositing a first material that adheres only to the conductive contacts and not to the dielectric layer.
21. The method of claim 20, wherein the first material is a polyconjugated polymer.
22. The method of claim 21, wherein the polyconjugated polymer is one of polyparaphenylene, polyphenylvenyene, polyaniline, polythiophene or polypyrrole.
23. The method of claim 20, wherein the first material is a polymeric phtalocyanine.
24. The method of claim 20, wherein the first material is a polymeric porphyrin.
25. The method of claim 19, wherein the step of forming conductive contacts includes forming a conductive plug with a bottom contacting a transistor and a top, forming a barrier layer on the top of the conductive plug, and forming an adhesion layer on the barrier layer.
26. The method of claim 25, wherein the step of forming memory elements includes locating the memory device within an enclosed chamber with a liquid monomer.
27. The method of claim 26, wherein the step of forming memory elements further includes locating the memory device within an enclosed chamber with a monomer gas.
28. The method of claim 27, wherein the liquid monomer and the monomer gas are methylphenylacetylene, and a polyconjugated polymer of polymethylphenylacetylene is formed as the memory elements.
29. The method of claim 28, wherein the liquid monomer and the monomer gas are tetracyanobenzene, and cupperphtalocyanine is formed as the memory element.
30. A method of forming a memory cell comprising: forming a first electrode ; forming a memory element on the first electrode by self-assembly, wherein the memory element comprises a polymer that adheres only to the first electrode and having multiple resistance values that are selectable by exposure of the polymer to an electric field; and forming a second electrode on the memory element.
31. The method of claim 30, wherein the polymer is a polyconjugated polymer.
32. The method of claim 31, wherein the polyconjugated polymer is one of: polyparaphenylene, polyphenylvenyene, polyaniline, polythiophene or polypyrrole.
33. The method of claim 30, wherein the polymer is a polymeric phtalocyanine.
34. The method of claim 30, wherein the phtalocyanine is cupperphtalocyanine.
5. The method of claim 30, wherein the polymer is a polymeric poφhyrin.
PCT/US2002/014236 2001-05-07 2002-05-07 A memory device with a self-assembled polymer film and method of making the same WO2002091384A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2002588554A JP4886160B2 (en) 2001-05-07 2002-05-07 Memory device using polymer film by self-assembly and manufacturing method thereof
EP02725935A EP1397809B1 (en) 2001-05-07 2002-05-07 A memory device with a self-assembled polymer film and method of making the same
DE60220912T DE60220912T2 (en) 2001-05-07 2002-05-07 MEMORY DEVICE WITH A SELF-INSTALLING POLYMER AND METHOD FOR THE PRODUCTION THEREOF
KR1020037014466A KR100900080B1 (en) 2001-05-07 2002-05-07 A memory device with a self-assembled polymer film and method of making the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US28905401P 2001-05-07 2001-05-07
US60/289,054 2001-05-07

Publications (1)

Publication Number Publication Date
WO2002091384A1 true WO2002091384A1 (en) 2002-11-14

Family

ID=23109830

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/014236 WO2002091384A1 (en) 2001-05-07 2002-05-07 A memory device with a self-assembled polymer film and method of making the same

Country Status (7)

Country Link
US (2) US6855977B2 (en)
EP (1) EP1397809B1 (en)
JP (1) JP4886160B2 (en)
KR (1) KR100900080B1 (en)
CN (1) CN100403450C (en)
DE (1) DE60220912T2 (en)
WO (1) WO2002091384A1 (en)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6768157B2 (en) 2001-08-13 2004-07-27 Advanced Micro Devices, Inc. Memory device
US6781868B2 (en) 2001-05-07 2004-08-24 Advanced Micro Devices, Inc. Molecular memory device
US6806526B2 (en) 2001-08-13 2004-10-19 Advanced Micro Devices, Inc. Memory device
US6809955B2 (en) 2001-05-07 2004-10-26 Advanced Micro Devices, Inc. Addressable and electrically reversible memory switch
US6815286B2 (en) 2001-08-13 2004-11-09 Advanced Micro Devices, Inc. Memory device
WO2005011014A1 (en) * 2003-07-09 2005-02-03 Advanced Micro Devices, Inc. Memory device and methods of using and making the device
WO2005041319A2 (en) * 2003-10-01 2005-05-06 Advanced Micro Devices, Inc. Self assembly of conducting polymer for formation of polymer memory cell
EP1580762A2 (en) * 2004-03-24 2005-09-28 Rohm And Haas Company Memory cell having an electric field programmable storage element, and method of operating same
EP1606215A2 (en) * 2003-02-25 2005-12-21 Yeda Research And Development Company, Ltd. Nanoscopic structure and devices using the same
JP2006509368A (en) * 2002-12-09 2006-03-16 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Self-aligned memory device and word line
JP2007520090A (en) * 2004-01-28 2007-07-19 ゼッタコア,インコーポレーテッド. Molecular memory device and method
JP2007527609A (en) * 2003-07-07 2007-09-27 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Polymer memory device formed in via opening
JP2007531308A (en) * 2004-04-02 2007-11-01 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Polymer dielectrics interconnecting memory element arrays
CN100415508C (en) * 2006-05-30 2008-09-03 浙江大学 Method for preparing high obstruction self assembling multilayer composite film
JP2009081444A (en) * 2004-04-29 2009-04-16 Zettacore Inc Molecular memory and its process system as well as its process method
FR2957925A1 (en) * 2010-03-29 2011-09-30 Centre Nat Rech Scient SINGLE-PIECE ORGANOMETALLIC POLYMERS AND PROCESS FOR SYNTHESIS
US8483643B2 (en) 2009-01-29 2013-07-09 Panasonic Corporation Harmonic rejection mixer

Families Citing this family (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6727192B2 (en) 2001-03-01 2004-04-27 Micron Technology, Inc. Methods of metal doping a chalcogenide material
US6818481B2 (en) 2001-03-07 2004-11-16 Micron Technology, Inc. Method to manufacture a buried electrode PCRAM cell
US6734455B2 (en) 2001-03-15 2004-05-11 Micron Technology, Inc. Agglomeration elimination for metal sputter deposition of chalcogenides
CN1276518C (en) 2001-05-07 2006-09-20 先进微装置公司 Floating gate memory device using composite molecular material
AU2002340795A1 (en) 2001-05-07 2002-11-18 Advanced Micro Devices, Inc. Reversible field-programmable electric interconnects
DE60220912T2 (en) * 2001-05-07 2008-02-28 Advanced Micro Devices, Inc., Sunnyvale MEMORY DEVICE WITH A SELF-INSTALLING POLYMER AND METHOD FOR THE PRODUCTION THEREOF
US6873540B2 (en) * 2001-05-07 2005-03-29 Advanced Micro Devices, Inc. Molecular memory cell
US7102150B2 (en) 2001-05-11 2006-09-05 Harshfield Steven T PCRAM memory cell and method of making same
US6838720B2 (en) * 2001-08-13 2005-01-04 Advanced Micro Devices, Inc. Memory device with active passive layers
US6858481B2 (en) * 2001-08-13 2005-02-22 Advanced Micro Devices, Inc. Memory device with active and passive layers
US6737312B2 (en) 2001-08-27 2004-05-18 Micron Technology, Inc. Method of fabricating dual PCRAM cells sharing a common electrode
US6881623B2 (en) 2001-08-29 2005-04-19 Micron Technology, Inc. Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device
US6955940B2 (en) 2001-08-29 2005-10-18 Micron Technology, Inc. Method of forming chalcogenide comprising devices
US6646902B2 (en) 2001-08-30 2003-11-11 Micron Technology, Inc. Method of retaining memory state in a programmable conductor RAM
US6709958B2 (en) 2001-08-30 2004-03-23 Micron Technology, Inc. Integrated circuit device and fabrication using metal-doped chalcogenide materials
US6815818B2 (en) 2001-11-19 2004-11-09 Micron Technology, Inc. Electrode structure for use in an integrated circuit
US6791859B2 (en) 2001-11-20 2004-09-14 Micron Technology, Inc. Complementary bit PCRAM sense amplifier and method of operation
US20030143782A1 (en) 2002-01-31 2003-07-31 Gilton Terry L. Methods of forming germanium selenide comprising devices and methods of forming silver selenide comprising structures
US6791885B2 (en) 2002-02-19 2004-09-14 Micron Technology, Inc. Programmable conductor random access memory and method for sensing same
US6809362B2 (en) 2002-02-20 2004-10-26 Micron Technology, Inc. Multiple data state memory cell
US7151273B2 (en) 2002-02-20 2006-12-19 Micron Technology, Inc. Silver-selenide/chalcogenide glass stack for resistance variable memory
US6847535B2 (en) 2002-02-20 2005-01-25 Micron Technology, Inc. Removable programmable conductor memory card and associated read/write device and method of operation
US6849868B2 (en) 2002-03-14 2005-02-01 Micron Technology, Inc. Methods and apparatus for resistance variable material cells
US6751114B2 (en) 2002-03-28 2004-06-15 Micron Technology, Inc. Method for programming a memory cell
US6864500B2 (en) 2002-04-10 2005-03-08 Micron Technology, Inc. Programmable conductor memory cell structure
US6731528B2 (en) * 2002-05-03 2004-05-04 Micron Technology, Inc. Dual write cycle programmable conductor memory system and method of operation
US6890790B2 (en) * 2002-06-06 2005-05-10 Micron Technology, Inc. Co-sputter deposition of metal-doped chalcogenides
US6825135B2 (en) 2002-06-06 2004-11-30 Micron Technology, Inc. Elimination of dendrite formation during metal/chalcogenide glass deposition
US6864521B2 (en) 2002-08-29 2005-03-08 Micron Technology, Inc. Method to control silver concentration in a resistance variable memory element
US7364644B2 (en) 2002-08-29 2008-04-29 Micron Technology, Inc. Silver selenide film stoichiometry and morphology control in sputter deposition
US6831019B1 (en) 2002-08-29 2004-12-14 Micron Technology, Inc. Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes
US6867996B2 (en) * 2002-08-29 2005-03-15 Micron Technology, Inc. Single-polarity programmable resistance-variable memory element
US7012276B2 (en) * 2002-09-17 2006-03-14 Advanced Micro Devices, Inc. Organic thin film Zener diodes
US6903394B2 (en) * 2002-11-27 2005-06-07 Micron Technology, Inc. CMOS imager with improved color response
WO2004070789A2 (en) * 2003-02-03 2004-08-19 The Regent Of The University Of California Rewritable nano-surface organic electrical bistable devices
US6813178B2 (en) * 2003-03-12 2004-11-02 Micron Technology, Inc. Chalcogenide glass constant current device, and its method of fabrication and operation
US7022579B2 (en) 2003-03-14 2006-04-04 Micron Technology, Inc. Method for filling via with metal
US20070042154A1 (en) * 2003-04-08 2007-02-22 Seagate Technology Llc Self-assembled monolayer enhanced DLC coatings
US7050327B2 (en) 2003-04-10 2006-05-23 Micron Technology, Inc. Differential negative resistance memory
US7049153B2 (en) * 2003-04-23 2006-05-23 Micron Technology, Inc. Polymer-based ferroelectric memory
US6921912B2 (en) * 2003-06-03 2005-07-26 Micron Technology, Inc. Diode/superionic conductor/polymer memory structure
US7274035B2 (en) * 2003-09-03 2007-09-25 The Regents Of The University Of California Memory devices based on electric field programmable films
US7317521B2 (en) * 2003-09-18 2008-01-08 Micron Technology, Inc. Particle detection method
WO2005086627A2 (en) * 2003-12-03 2005-09-22 The Regents Of The University Of California Three-terminal electrical bistable devices
US7583551B2 (en) 2004-03-10 2009-09-01 Micron Technology, Inc. Power management control and controlling memory refresh operations
US6956761B2 (en) * 2004-03-10 2005-10-18 Micron Technology, Inc. Method to manufacture polymer memory with copper ion switching species
US7750341B2 (en) * 2004-05-17 2010-07-06 The Regents Of The University Of California Bistable nanoparticle-polymer composite for use in memory devices
US7554111B2 (en) * 2004-05-20 2009-06-30 The Regents Of The University Of California Nanoparticle-polymer bistable devices
US7326950B2 (en) 2004-07-19 2008-02-05 Micron Technology, Inc. Memory device with switching glass layer
US7354793B2 (en) 2004-08-12 2008-04-08 Micron Technology, Inc. Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element
US7365411B2 (en) 2004-08-12 2008-04-29 Micron Technology, Inc. Resistance variable memory with temperature tolerant materials
CN101044624A (en) * 2004-10-22 2007-09-26 株式会社半导体能源研究所 Semiconductor device
EP1805758A4 (en) * 2004-10-28 2009-09-09 Regents Of The University The Organic-complex thin film for nonvolatile memory applications
US7876596B2 (en) 2004-11-08 2011-01-25 Waseda University Memory element and method for manufacturing same
US20060131555A1 (en) * 2004-12-22 2006-06-22 Micron Technology, Inc. Resistance variable devices with controllable channels
US7374174B2 (en) 2004-12-22 2008-05-20 Micron Technology, Inc. Small electrode for resistance variable devices
US7317200B2 (en) 2005-02-23 2008-01-08 Micron Technology, Inc. SnSe-based limited reprogrammable cell
US7709289B2 (en) 2005-04-22 2010-05-04 Micron Technology, Inc. Memory elements having patterned electrodes and method of forming the same
US7427770B2 (en) 2005-04-22 2008-09-23 Micron Technology, Inc. Memory array for increased bit density
US20070009821A1 (en) * 2005-07-08 2007-01-11 Charlotte Cutler Devices containing multi-bit data
US7274034B2 (en) 2005-08-01 2007-09-25 Micron Technology, Inc. Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US7332735B2 (en) 2005-08-02 2008-02-19 Micron Technology, Inc. Phase change memory cell and method of formation
US7579615B2 (en) 2005-08-09 2009-08-25 Micron Technology, Inc. Access transistor for memory device
KR101369864B1 (en) * 2005-08-12 2014-03-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device and method for manufacturing the same
US7251154B2 (en) 2005-08-15 2007-07-31 Micron Technology, Inc. Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
KR100630437B1 (en) * 2005-08-31 2006-10-02 삼성전자주식회사 Non-volatile organic resistance random access memory device and method for manufacturing the same
KR100691928B1 (en) * 2005-09-16 2007-03-09 삼성전자주식회사 Organic memory device having memory activating area made by embossing feature
KR100814031B1 (en) * 2006-01-13 2008-03-17 한국과학기술원 Polymer memory device and method for fabricating the same
US20070196673A1 (en) * 2006-02-17 2007-08-23 Seagate Technology Llc Lubricative and protective thin film
US7605410B2 (en) * 2006-02-23 2009-10-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US7560723B2 (en) 2006-08-29 2009-07-14 Micron Technology, Inc. Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication
KR100836759B1 (en) * 2006-10-04 2008-06-10 삼성전자주식회사 Organic Memory Device and Method of forming thereof
US8283724B2 (en) 2007-02-26 2012-10-09 Semiconductor Energy Laboratory Co., Ltd. Memory element and semiconductor device, and method for manufacturing the same
US8467236B2 (en) 2008-08-01 2013-06-18 Boise State University Continuously variable resistor

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61107723A (en) * 1984-10-31 1986-05-26 Hitachi Ltd Manufacture of junction element
JPS63293729A (en) * 1987-05-27 1988-11-30 Ricoh Co Ltd Ferroelectric high-polymer memory
US4860254A (en) * 1986-01-31 1989-08-22 Bayer Aktiengesellschaft Non-volatile electronic memory
US5734605A (en) * 1996-09-10 1998-03-31 Motorola, Inc. Multi-layer magnetic tunneling junction memory cells
DE19640239A1 (en) * 1996-09-30 1998-04-02 Siemens Ag Storage cell with polymer capacitor
US6064589A (en) * 1998-02-02 2000-05-16 Walker; Darryl G. Double gate DRAM memory cell
WO2002043071A1 (en) * 2000-11-27 2002-05-30 Thin Film Electronics Asa A ferroelectric memory circuit and method for its fabrication

Family Cites Families (101)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5012598B1 (en) 1970-04-02 1975-05-13
US3810127A (en) 1970-06-23 1974-05-07 Intel Corp Programmable circuit {13 {11 the method of programming thereof and the devices so programmed
JPS5589980A (en) 1978-11-27 1980-07-08 Nec Corp Semiconductor memory unit
US4267558A (en) 1979-01-05 1981-05-12 Texas Instruments Incorporated Electrically erasable memory with self-limiting erase
US4652894A (en) 1980-03-14 1987-03-24 The Johns Hopkins University Electrical organic thin film switching device switching between detectably different oxidation states
US4371883A (en) 1980-03-14 1983-02-01 The Johns Hopkins University Current controlled bistable electrical organic thin film switching device
JPS5864068A (en) 1981-10-14 1983-04-16 Agency Of Ind Science & Technol Non-volatile semiconductor memory
US4677742A (en) 1983-01-18 1987-07-07 Energy Conversion Devices, Inc. Electronic matrix arrays and method for making the same
GB2160049B (en) 1984-05-28 1987-06-03 Suwa Seikosha Kk A non-volatile memory circuit
US5034192A (en) 1984-11-23 1991-07-23 Massachusetts Institute Of Technology Molecule-based microelectronic devices
US4631562A (en) 1985-05-31 1986-12-23 Rca Corporation Zener diode structure
US4727514A (en) 1986-02-11 1988-02-23 Texas Instruments Incorporated Programmable memory with memory cells programmed by addressing
US4834911A (en) 1986-08-25 1989-05-30 Electro-Organic Company Intrinsically conductive and semiconductive polymers, products formed with such polymers and methods of forming same
EP0268370B1 (en) 1986-10-13 1995-06-28 Canon Kabushiki Kaisha Switching device
WO1989001228A1 (en) * 1987-07-28 1989-02-09 Maxdem Incorporated Electrically settable resistance device
JPH01100788A (en) 1987-10-13 1989-04-19 Hitachi Ltd Semiconductor integrated circuit device
US4839700A (en) 1987-12-16 1989-06-13 California Institute Of Technology Solid-state non-volatile electronically programmable reversible variable resistance device
US5440518A (en) 1991-06-12 1995-08-08 Hazani; Emanuel Non-volatile memory circuits, architecture and methods
US5136212A (en) 1988-02-18 1992-08-04 Canon Kabushiki Kaisha Electron emitting device, electron generator employing said electron emitting device, and method for driving said generator
US5208301A (en) * 1988-05-13 1993-05-04 Ohio State University Research Foundation Sulfonated polyaniline compositions, ammonium salts thereof, process for their preparation and uses thereof
US5196912A (en) 1988-10-28 1993-03-23 Casio Computer Co., Ltd. Thin film transistor having memory function and method for using thin film transistor as memory element
US5892244A (en) 1989-01-10 1999-04-06 Mitsubishi Denki Kabushiki Kaisha Field effect transistor including πconjugate polymer and liquid crystal display including the field effect transistor
JP2636035B2 (en) 1989-02-27 1997-07-30 松下電器産業株式会社 Ferroelectric liquid crystal composition and ferroelectric liquid crystal display
DE69018348T2 (en) 1989-07-25 1995-08-03 Matsushita Electric Ind Co Ltd Organic semiconductor memory device with a MISFET structure and its control method.
US5206525A (en) 1989-12-27 1993-04-27 Nippon Petrochemicals Co., Ltd. Electric element capable of controlling the electric conductivity of π-conjugated macromolecular materials
US5552627A (en) 1990-04-12 1996-09-03 Actel Corporation Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayers
US5272101A (en) 1990-04-12 1993-12-21 Actel Corporation Electrically programmable antifuse and fabrication processes
US5130380A (en) 1990-05-29 1992-07-14 Carew Evan B Conductive polymers
JPH0770731B2 (en) 1990-11-22 1995-07-31 松下電器産業株式会社 Electroplastic element
US5245543A (en) 1990-12-21 1993-09-14 Texas Instruments Incorporated Method and apparatus for integrated circuit design
US5296716A (en) 1991-01-18 1994-03-22 Energy Conversion Devices, Inc. Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom
FR2672158B1 (en) 1991-01-24 1993-04-09 Commissariat Energie Atomique SENSOR FOR THE DETECTION OF CHEMICAL SPECIES OR PHOTONS USING A FIELD EFFECT TRANSISTOR.
JP3224829B2 (en) 1991-08-15 2001-11-05 株式会社東芝 Organic field effect device
GB9117680D0 (en) 1991-08-16 1991-10-02 Philips Electronic Associated Electronic matrix array devices
DE69232814T2 (en) 1991-08-19 2003-08-07 Energy Conversion Devices Inc ELECTRONICALLY ERASABLE, DIRECTLY WRITABLE MULTIBIT SINGLE CELL STORAGE ELEMENTS AND ARRANGEMENTS MADE THEREOF
US5563081A (en) 1992-03-23 1996-10-08 Rohm Co., Inc. Method for making a nonvolatile memory device utilizing a field effect transistor having a ferroelectric gate film
JP2822791B2 (en) 1992-06-30 1998-11-11 日本電気株式会社 Semiconductor device
RU2071126C1 (en) 1992-08-27 1996-12-27 Кригер Юрий Генрихович Storage element
US6559469B1 (en) * 1992-10-23 2003-05-06 Symetrix Corporation Ferroelectric and high dielectric constant transistors
US5579199A (en) 1992-11-26 1996-11-26 Sharp Kabushiki Kaisha Non-volatile memory device and a method for producing the same
US5581111A (en) 1993-07-07 1996-12-03 Actel Corporation Dielectric-polysilicon-dielectric antifuse for field programmable logic applications
US5818749A (en) 1993-08-20 1998-10-06 Micron Technology, Inc. Integrated circuit memory device
JPH07106440A (en) 1993-10-04 1995-04-21 Hitachi Ltd Nonvolatile semiconductor memory and application system thereof
JP3467858B2 (en) 1993-11-02 2003-11-17 ソニー株式会社 Photoelectric conversion element
US5446299A (en) * 1994-04-29 1995-08-29 International Business Machines Corporation Semiconductor random access memory cell on silicon-on-insulator with dual control gates
JP4278721B2 (en) 1994-09-30 2009-06-17 テキサス インスツルメンツ インコーポレイテツド Zener diode with high reverse breakdown voltage
JPH08222648A (en) 1995-02-14 1996-08-30 Canon Inc Memory
US5572472A (en) 1995-04-14 1996-11-05 Delco Electronics Corporation Integrated zener-zap nonvolatile memory cell with programming and pretest capability
NO952545D0 (en) 1995-06-23 1995-06-23 Opticon As Procedure for writing data in an optical memory
US5691935A (en) 1995-07-13 1997-11-25 Douglass; Barry G. Memory element and method of operation thereof
US5849403A (en) 1995-09-13 1998-12-15 Kabushiki Kaisha Toshiba Organic thin film device
EP0772244B1 (en) 1995-11-06 2000-03-22 Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno MOS technology power device with low output resistance and low capacity and related manufacturing process
US6144052A (en) * 1996-03-08 2000-11-07 Hitachi, Ltd. Semiconductor device and its manufacture
US5761115A (en) 1996-05-30 1998-06-02 Axon Technologies Corporation Programmable metallization cell structure and method of making same
JP3349638B2 (en) 1996-11-15 2002-11-25 シャープ株式会社 Method and circuit for driving display device
KR100604960B1 (en) 1997-03-28 2006-07-26 가부시키가이샤 히타치세이사쿠쇼 Nonvolatile semiconductor storage device and method for manufacturing the same and semiconductor device and method for manufacturing the same
NO972803D0 (en) 1997-06-17 1997-06-17 Opticom As Electrically addressable logic device, method of electrically addressing the same and use of device and method
IL121312A (en) 1997-07-14 2001-09-13 Technion Res & Dev Foundation Microelectronic components, their fabrication and electronic networks comprising them
JP3569112B2 (en) * 1997-07-17 2004-09-22 株式会社東芝 Semiconductor integrated circuit and method of manufacturing the same
NO304956B1 (en) 1997-07-22 1999-03-08 Opticom As Electrode device without and with a functional element, as well as an electrode device formed by electrode devices with functional element and applications thereof
US6969866B1 (en) * 1997-10-01 2005-11-29 Ovonyx, Inc. Electrically programmable memory element with improved contacts
SG77608A1 (en) 1997-10-03 2001-01-16 Inst Data Storage Improvements relating to optical memories using electron trapping material
US6346741B1 (en) * 1997-11-20 2002-02-12 Advanced Technology Materials, Inc. Compositions and structures for chemical mechanical polishing of FeRAM capacitors and method of fabricating FeRAM capacitors using same
EP1044452B1 (en) 1997-12-04 2003-03-19 Axon Technologies Corporation Programmable sub-surface aggregating metallization structure and method of making same
US6693318B1 (en) * 1997-12-18 2004-02-17 Infineon Technologies North America Reduced diffusion of a mobile specie from a metal oxide ceramic
US6350643B1 (en) * 1997-12-18 2002-02-26 Advanced Technology Materials, Inc. Reduced degradation of metal oxide ceramic due to diffusion of a mobile specie therefrom
NO306529B1 (en) 1998-01-16 1999-11-15 Opticom As Transistor
JP2002515641A (en) 1998-01-28 2002-05-28 シン フイルム エレクトロニクス エイエスエイ Method for producing three-dimensional conductive or semiconductive structure and method for erasing this structure
JPH11312393A (en) 1998-02-19 1999-11-09 Sanyo Electric Co Ltd Writing circuit for semiconductor memory
US6093614A (en) * 1998-03-04 2000-07-25 Siemens Aktiengesellschaft Memory cell structure and fabrication
US6509601B1 (en) * 1998-07-31 2003-01-21 Samsung Electronics Co., Ltd. Semiconductor memory device having capacitor protection layer and method for manufacturing the same
US6487106B1 (en) 1999-01-12 2002-11-26 Arizona Board Of Regents Programmable microelectronic devices and method of forming and programming same
US6635914B2 (en) 2000-09-08 2003-10-21 Axon Technologies Corp. Microelectronic programmable device and methods of forming and programming the same
ES2264928T3 (en) 1999-02-12 2007-02-01 Board Of Trustees Operating Michigan State University NANOCAPSULES CONTAINING LOADED PARTICLES, THEIR USES AND PROCEDURES FOR THE PREPARATION OF THE SAME.
US6128214A (en) 1999-03-29 2000-10-03 Hewlett-Packard Molecular wire crossbar memory
US6459095B1 (en) 1999-03-29 2002-10-01 Hewlett-Packard Company Chemically synthesized and assembled electronics devices
FR2792761B1 (en) 1999-04-21 2003-05-23 St Microelectronics Sa DEVICE FOR PROGRAMMING AN ELECTRICALLY PROGRAMMABLE NON-VOLATILE MEMORY
US6047953A (en) 1999-04-27 2000-04-11 Jacob, Jr.; Eugene W. Diaphragm compression restrainer
EP1210714A4 (en) * 1999-07-01 2006-01-04 Univ High density non-volatile memory device
JP4491870B2 (en) 1999-10-27 2010-06-30 ソニー株式会社 Driving method of nonvolatile memory
US6384427B1 (en) 1999-10-29 2002-05-07 Semiconductor Energy Laboratory Co., Ltd. Electronic device
DE19959904C2 (en) 1999-12-11 2002-03-14 Edward William Schlag Method and device for controlling an electrical current through biomolecules
US6272038B1 (en) * 2000-01-14 2001-08-07 North Carolina State University High-density non-volatile memory devices incorporating thiol-derivatized porphyrin trimers
NO315728B1 (en) 2000-03-22 2003-10-13 Thin Film Electronics Asa Multidimensional addressing architecture for electronic devices
US7194085B2 (en) 2000-03-22 2007-03-20 Semiconductor Energy Laboratory Co., Ltd. Electronic device
US6449184B2 (en) 2000-06-19 2002-09-10 Matsushita Electric Industrial Co., Ltd. Method for driving semiconductor memory
US6403397B1 (en) 2000-06-28 2002-06-11 Agere Systems Guardian Corp. Process for fabricating organic semiconductor device involving selective patterning
US7025277B2 (en) 2000-09-25 2006-04-11 The Trustees Of Princeton University Smart card composed of organic processing elements
US6569705B2 (en) * 2000-12-21 2003-05-27 Intel Corporation Metal structure for a phase-change memory device
JP4667594B2 (en) 2000-12-25 2011-04-13 ルネサスエレクトロニクス株式会社 Thin film magnetic memory device
JP2002230982A (en) 2001-02-01 2002-08-16 Mitsubishi Electric Corp Non-volatile semiconductor memory
US6407953B1 (en) * 2001-02-02 2002-06-18 Matrix Semiconductor, Inc. Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays
US6919633B2 (en) 2001-03-07 2005-07-19 Hewlett-Packard Development Company, L.P. Multi-section foldable memory device
CN1276518C (en) 2001-05-07 2006-09-20 先进微装置公司 Floating gate memory device using composite molecular material
AU2002340793A1 (en) 2001-05-07 2002-11-18 Coatue Corporation Molecular memory device
DE60220912T2 (en) 2001-05-07 2008-02-28 Advanced Micro Devices, Inc., Sunnyvale MEMORY DEVICE WITH A SELF-INSTALLING POLYMER AND METHOD FOR THE PRODUCTION THEREOF
KR100895901B1 (en) 2001-05-07 2009-05-04 어드밴스드 마이크로 디바이시즈, 인코포레이티드 Switch element having memeory effect
US6873540B2 (en) 2001-05-07 2005-03-29 Advanced Micro Devices, Inc. Molecular memory cell
AU2002340795A1 (en) 2001-05-07 2002-11-18 Advanced Micro Devices, Inc. Reversible field-programmable electric interconnects
US6436762B1 (en) * 2001-05-14 2002-08-20 Taiwan Semiconductor Manufactoring Company Method for improving bit line to capacitor electrical failures on DRAM circuits using a wet etch-back to improve the bit-line-to-capacitor overlay margins
US6656763B1 (en) * 2003-03-10 2003-12-02 Advanced Micro Devices, Inc. Spin on polymers for organic memory devices

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61107723A (en) * 1984-10-31 1986-05-26 Hitachi Ltd Manufacture of junction element
US4860254A (en) * 1986-01-31 1989-08-22 Bayer Aktiengesellschaft Non-volatile electronic memory
JPS63293729A (en) * 1987-05-27 1988-11-30 Ricoh Co Ltd Ferroelectric high-polymer memory
US5734605A (en) * 1996-09-10 1998-03-31 Motorola, Inc. Multi-layer magnetic tunneling junction memory cells
DE19640239A1 (en) * 1996-09-30 1998-04-02 Siemens Ag Storage cell with polymer capacitor
US6064589A (en) * 1998-02-02 2000-05-16 Walker; Darryl G. Double gate DRAM memory cell
WO2002043071A1 (en) * 2000-11-27 2002-05-30 Thin Film Electronics Asa A ferroelectric memory circuit and method for its fabrication

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 010, no. 289 (E - 442) 2 October 1986 (1986-10-02) *
PATENT ABSTRACTS OF JAPAN vol. 013, no. 125 (P - 847) 28 March 1989 (1989-03-28) *

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6809955B2 (en) 2001-05-07 2004-10-26 Advanced Micro Devices, Inc. Addressable and electrically reversible memory switch
US6781868B2 (en) 2001-05-07 2004-08-24 Advanced Micro Devices, Inc. Molecular memory device
US6864522B2 (en) 2001-08-13 2005-03-08 Advanced Micro Devices, Inc. Memory device
US6806526B2 (en) 2001-08-13 2004-10-19 Advanced Micro Devices, Inc. Memory device
US6815286B2 (en) 2001-08-13 2004-11-09 Advanced Micro Devices, Inc. Memory device
US6768157B2 (en) 2001-08-13 2004-07-27 Advanced Micro Devices, Inc. Memory device
JP4875847B2 (en) * 2002-12-09 2012-02-15 スパンション エルエルシー Self-aligned memory device and word line
JP2006509368A (en) * 2002-12-09 2006-03-16 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Self-aligned memory device and word line
EP1606215A2 (en) * 2003-02-25 2005-12-21 Yeda Research And Development Company, Ltd. Nanoscopic structure and devices using the same
EP1606215A4 (en) * 2003-02-25 2006-07-12 Yeda Res & Dev Nanoscopic structure and devices using the same
JP4861172B2 (en) * 2003-07-07 2012-01-25 スパンション エルエルシー Method and apparatus for manufacturing a polymer memory device in a via opening
JP2007527609A (en) * 2003-07-07 2007-09-27 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Polymer memory device formed in via opening
WO2005011014A1 (en) * 2003-07-09 2005-02-03 Advanced Micro Devices, Inc. Memory device and methods of using and making the device
JP2007519220A (en) * 2003-07-09 2007-07-12 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Memory device and method of using or manufacturing the device
US7259039B2 (en) 2003-07-09 2007-08-21 Spansion Llc Memory device and methods of using and making the device
GB2423174A (en) * 2003-10-01 2006-08-16 Advanced Micro Devices Inc Self assembly of conducting polymer for formation of polymer memory cell
CN1864230B (en) * 2003-10-01 2010-10-13 斯班逊有限公司 Self assembly of conducting polymer for formation of polymer memory cell
WO2005041319A2 (en) * 2003-10-01 2005-05-06 Advanced Micro Devices, Inc. Self assembly of conducting polymer for formation of polymer memory cell
WO2005041319A3 (en) * 2003-10-01 2005-07-21 Advanced Micro Devices Inc Self assembly of conducting polymer for formation of polymer memory cell
JP2007527620A (en) * 2003-10-01 2007-09-27 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Conductive polymer self-assembly to form polymer memory cells
JP2010157769A (en) * 2003-10-01 2010-07-15 Spansion Llc Method of processing organic memory device
GB2423174B (en) * 2003-10-01 2008-04-02 Advanced Micro Devices Inc Self assembly of conducting organic semiconductor for formation of an organic memory cell
JP2007520090A (en) * 2004-01-28 2007-07-19 ゼッタコア,インコーポレーテッド. Molecular memory device and method
EP1580762A2 (en) * 2004-03-24 2005-09-28 Rohm And Haas Company Memory cell having an electric field programmable storage element, and method of operating same
EP1580762A3 (en) * 2004-03-24 2005-12-14 Rohm And Haas Company Memory cell having an electric field programmable storage element, and method of operating same
JP2007531308A (en) * 2004-04-02 2007-11-01 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド Polymer dielectrics interconnecting memory element arrays
JP2009081444A (en) * 2004-04-29 2009-04-16 Zettacore Inc Molecular memory and its process system as well as its process method
CN100415508C (en) * 2006-05-30 2008-09-03 浙江大学 Method for preparing high obstruction self assembling multilayer composite film
US8483643B2 (en) 2009-01-29 2013-07-09 Panasonic Corporation Harmonic rejection mixer
FR2957925A1 (en) * 2010-03-29 2011-09-30 Centre Nat Rech Scient SINGLE-PIECE ORGANOMETALLIC POLYMERS AND PROCESS FOR SYNTHESIS
WO2011121404A1 (en) * 2010-03-29 2011-10-06 Centre National De La Recherche Scientifique Single-layer organometallic polymers, and method of synthesis

Also Published As

Publication number Publication date
CN1513184A (en) 2004-07-14
KR20040000453A (en) 2004-01-03
US20020163828A1 (en) 2002-11-07
JP2004527130A (en) 2004-09-02
US6855977B2 (en) 2005-02-15
US7295461B1 (en) 2007-11-13
KR100900080B1 (en) 2009-06-01
EP1397809A1 (en) 2004-03-17
EP1397809B1 (en) 2007-06-27
DE60220912T2 (en) 2008-02-28
JP4886160B2 (en) 2012-02-29
CN100403450C (en) 2008-07-16
DE60220912D1 (en) 2007-08-09

Similar Documents

Publication Publication Date Title
US6855977B2 (en) Memory device with a self-assembled polymer film and method of making the same
US6870183B2 (en) Stacked organic memory devices and methods of operating and fabricating
KR100371102B1 (en) Programmable sub-surface aggregating metallization structure and method of making the same
US5272359A (en) Reversible non-volatile switch based on a TCNQ charge transfer complex
US6858481B2 (en) Memory device with active and passive layers
US6838720B2 (en) Memory device with active passive layers
US7113420B2 (en) Molecular memory cell
US6236587B1 (en) Read-only memory and read-only memory devices
US20050116256A1 (en) Molecular memory device
US6844608B2 (en) Reversible field-programmable electric interconnects
US9847123B2 (en) Multi-bit ferroelectric memory device and methods of forming the same
US20040159835A1 (en) Memory device
US7286388B1 (en) Resistive memory device with improved data retention
US20050195640A1 (en) Two-component, rectifying-junction memory element
US6900488B1 (en) Multi-cell organic memory element and methods of operating and fabricating
US10580829B2 (en) Fabricating a vertical ReRAM array structure having reduced metal resistance
US6208551B1 (en) Memory circuit architecture

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020037014466

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2002588554

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2002725935

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 028113373

Country of ref document: CN

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2002725935

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2002725935

Country of ref document: EP