WO2003026019A1 - Dispositif a semi-conducteurs et procede de production correspondant - Google Patents

Dispositif a semi-conducteurs et procede de production correspondant Download PDF

Info

Publication number
WO2003026019A1
WO2003026019A1 PCT/JP2002/009363 JP0209363W WO03026019A1 WO 2003026019 A1 WO2003026019 A1 WO 2003026019A1 JP 0209363 W JP0209363 W JP 0209363W WO 03026019 A1 WO03026019 A1 WO 03026019A1
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor device
semiconductor
film
production method
method therefor
Prior art date
Application number
PCT/JP2002/009363
Other languages
English (en)
French (fr)
Inventor
Kenzo Manabe
Kazuhiko Endo
Original Assignee
Nec Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Corporation filed Critical Nec Corporation
Priority to JP2003529534A priority Critical patent/JP4492783B2/ja
Priority to KR1020047003610A priority patent/KR100646296B1/ko
Priority to US10/489,522 priority patent/US7385265B2/en
Publication of WO2003026019A1 publication Critical patent/WO2003026019A1/ja

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02244—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of a metallic layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02247—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by nitridation, e.g. nitridation of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02249—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by combined oxidation and nitridation performed simultaneously
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
    • H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
    • H01L21/02332—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen into an oxide layer, e.g. changing SiO to SiON
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
    • H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
PCT/JP2002/009363 2001-09-12 2002-09-12 Dispositif a semi-conducteurs et procede de production correspondant WO2003026019A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2003529534A JP4492783B2 (ja) 2001-09-12 2002-09-12 半導体装置及びその製造方法
KR1020047003610A KR100646296B1 (ko) 2001-09-12 2002-09-12 반도체 장치 및 그 제조 방법
US10/489,522 US7385265B2 (en) 2001-09-12 2003-03-27 High dielectric constant MOSFET device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001276416 2001-09-12
JP2001-276416 2001-09-12

Publications (1)

Publication Number Publication Date
WO2003026019A1 true WO2003026019A1 (fr) 2003-03-27

Family

ID=19101121

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/009363 WO2003026019A1 (fr) 2001-09-12 2002-09-12 Dispositif a semi-conducteurs et procede de production correspondant

Country Status (5)

Country Link
US (1) US7385265B2 (ja)
JP (1) JP4492783B2 (ja)
KR (1) KR100646296B1 (ja)
CN (1) CN1332451C (ja)
WO (1) WO2003026019A1 (ja)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005006304A (ja) * 2003-06-09 2005-01-06 Agilent Technol Inc 薄膜バルク音響共鳴器における圧電結合係数の制御して製造される装置
JP2005101529A (ja) * 2003-08-29 2005-04-14 Semiconductor Leading Edge Technologies Inc 半導体装置の製造方法および半導体装置
JP2005183597A (ja) * 2003-12-18 2005-07-07 Nec Corp 窒化物半導体ｍｉｓ型電界効果トランジスタ
JP2005260091A (ja) * 2004-03-12 2005-09-22 Philtech Inc 半導体装置およびその製造方法
JP2006179860A (ja) * 2004-12-23 2006-07-06 Hynix Semiconductor Inc 半導体装置のキャパシタ及びその製造方法
JP2007035908A (ja) * 2005-07-27 2007-02-08 Seiko Epson Corp 半導体基板の製造方法及び、半導体装置の製造方法
JP2009064821A (ja) * 2007-09-04 2009-03-26 Hokkaido Univ 半導体基板の表面に絶縁膜を形成する方法と装置
JP2009270127A (ja) * 2008-04-30 2009-11-19 National Institute Of Advanced Industrial & Technology 圧電体の製造方法および圧電素子
JP2010538165A (ja) * 2007-09-07 2010-12-09 フジフィルム マニュファクチュアリング ヨーロッパ ビー．ヴィ． 大気圧グロー放電プラズマを用いる原子層堆積の方法及び装置
JP2011151366A (ja) * 2009-12-26 2011-08-04 Canon Anelva Corp 誘電体膜の製造方法
CN102534488A (zh) * 2010-12-30 2012-07-04 鸿富锦精密工业（深圳）有限公司 具有硬质涂层的被覆件及其制备方法
JP2013026479A (ja) * 2011-07-21 2013-02-04 Mitsui Eng & Shipbuild Co Ltd 原子層成長方法及び原子層成長装置
WO2014087975A1 (ja) * 2012-12-04 2014-06-12 ローム株式会社 半導体装置
JP2017183740A (ja) * 2017-05-15 2017-10-05 ローム株式会社 半導体装置
JP2018129558A (ja) * 2018-05-24 2018-08-16 ローム株式会社 半導体装置
JP2019096719A (ja) * 2017-11-22 2019-06-20 株式会社東芝 半導体装置、インバータ回路、駆動装置、車両、昇降機、電源回路、及び、コンピュータ

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6680130B2 (en) * 2002-05-28 2004-01-20 Agere Systems, Inc. High K dielectric material and method of making a high K dielectric material
KR20050065716A (ko) * 2003-12-23 2005-06-30 삼성전자주식회사 강유전성 액정 소자의 배향 방법 및 배향 장치
KR100609542B1 (ko) * 2004-06-08 2006-08-08 주식회사 하이닉스반도체 알루미늄 질화막을 게이트 절연막으로 하는 반도체 소자의게이트 전극 제조 방법
US7436034B2 (en) * 2005-12-19 2008-10-14 International Business Machines Corporation Metal oxynitride as a pFET material
US20070141798A1 (en) * 2005-12-20 2007-06-21 Intel Corporation Silicide layers in contacts for high-k/metal gate transistors
JP4864498B2 (ja) * 2006-03-15 2012-02-01 株式会社東芝 半導体装置およびその製造方法
US7910497B2 (en) * 2007-07-30 2011-03-22 Applied Materials, Inc. Method of forming dielectric layers on a substrate and apparatus therefor
GB0805328D0 (en) * 2008-03-25 2008-04-30 Aviza Technologies Ltd Deposition of an amorphous layer
KR101648927B1 (ko) 2009-01-16 2016-08-17 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법
US8492756B2 (en) 2009-01-23 2013-07-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
KR101836532B1 (ko) 2009-09-04 2018-04-19 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법
US20110083735A1 (en) * 2009-10-13 2011-04-14 Ips Ltd. Solar cell and method of fabricating the same
KR20110049218A (ko) * 2009-11-04 2011-05-12 삼성전자주식회사 태양 전지 및 그 제조 방법
US20190148234A1 (en) * 2011-06-28 2019-05-16 Monolithic 3D Inc. Method for producing a 3d memory device
JP6272830B2 (ja) * 2012-04-24 2018-01-31 アプライド マテリアルズ インコーポレイテッドＡｐｐｌｉｅｄ Ｍａｔｅｒｉａｌｓ，Ｉｎｃｏｒｐｏｒａｔｅｄ 低エッチング速度のハードマスク膜のための酸素ドーピングを伴うｐｖｄａｌｎ膜
JP2014057039A (ja) * 2012-08-10 2014-03-27 Fujifilm Corp 半導体基板製品の製造方法及びエッチング液
KR102079715B1 (ko) * 2013-02-13 2020-02-20 삼성전자주식회사 박막 및 그 형성방법과 박막을 포함하는 반도체소자 및 그 제조방법
CN103500763B (zh) * 2013-10-15 2017-03-15 苏州晶湛半导体有限公司 Ⅲ族氮化物半导体器件及其制造方法
US9379164B2 (en) * 2014-03-06 2016-06-28 Kabushiki Kaisha Toshiba Integrated circuit device
CN103887163B (zh) * 2014-04-03 2016-04-20 中国科学院半导体研究所 用于SiC基MOS器件栅介质薄膜的制备方法
JP6102823B2 (ja) * 2014-05-14 2017-03-29 信越半導体株式会社 Ｓｏｉ基板の評価方法
CN106298780A (zh) * 2016-09-27 2017-01-04 中国科学院微电子研究所 一种InP衬底MOSCAP的结构及其制备方法
US10176984B2 (en) 2017-02-14 2019-01-08 Lam Research Corporation Selective deposition of silicon oxide
US10242866B2 (en) * 2017-03-08 2019-03-26 Lam Research Corporation Selective deposition of silicon nitride on silicon oxide using catalytic control
US10043656B1 (en) 2017-03-10 2018-08-07 Lam Research Corporation Selective growth of silicon oxide or silicon nitride on silicon surfaces in the presence of silicon oxide
US9911595B1 (en) 2017-03-17 2018-03-06 Lam Research Corporation Selective growth of silicon nitride
US10559461B2 (en) 2017-04-19 2020-02-11 Lam Research Corporation Selective deposition with atomic layer etch reset
WO2019028120A1 (en) * 2017-08-01 2019-02-07 Applied Materials, Inc. METHODS OF POST-PROCESSING METAL OXIDE
JP2019087698A (ja) * 2017-11-10 2019-06-06 株式会社日立製作所 半導体装置および半導体装置の製造方法
US10460930B2 (en) 2017-11-22 2019-10-29 Lam Research Corporation Selective growth of SiO2 on dielectric surfaces in the presence of copper
WO2019169335A1 (en) 2018-03-02 2019-09-06 Lam Research Corporation Selective deposition using hydrolysis

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5833841A (ja) * 1981-08-24 1983-02-28 Hitachi Ltd 半導体装置
JPH0327565A (ja) * 1989-06-23 1991-02-05 Nec Corp 容量絶縁膜の形成方法
JPH10178170A (ja) * 1996-12-19 1998-06-30 Fujitsu Ltd 半導体装置及びその製造方法
US6013553A (en) * 1997-07-24 2000-01-11 Texas Instruments Incorporated Zirconium and/or hafnium oxynitride gate dielectric
WO2000013236A2 (en) * 1998-08-28 2000-03-09 Cree, Inc. Layered dielectric on silicon carbide semiconductor structures
JP2001077355A (ja) * 1999-08-13 2001-03-23 Texas Instr Inc <Ti> トランジスタを形成する方法
JP2001168325A (ja) * 1999-12-08 2001-06-22 Nec Corp 半導体装置、それの製造方法及び製造装置
JP2001250823A (ja) * 2000-03-08 2001-09-14 Ulvac Japan Ltd 絶縁膜の成膜方法及びその成膜装置
JP2002184973A (ja) * 2000-12-11 2002-06-28 Hitachi Ltd 半導体装置及びその製造方法
JP2002299607A (ja) * 2001-03-28 2002-10-11 Toshiba Corp Ｍｉｓ型電界効果トランジスタ及びこれの製造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6423571A (en) 1987-07-20 1989-01-26 Nec Corp Semiconductor element
JP3388001B2 (ja) 1993-12-27 2003-03-17 三菱電機株式会社 電荷蓄積素子、不揮発性メモリ素子及び絶縁ゲート型トランジスタ
US6297538B1 (en) * 1998-03-23 2001-10-02 The University Of Delaware Metal-insulator-semiconductor field effect transistor having an oxidized aluminum nitride gate insulator formed on a gallium nitride or silicon substrate
JP2000058832A (ja) * 1998-07-15 2000-02-25 Texas Instr Inc <Ti> オキシ窒化ジルコニウム及び／又はハフニウム・ゲ―ト誘電体
US6060755A (en) * 1999-07-19 2000-05-09 Sharp Laboratories Of America, Inc. Aluminum-doped zirconium dielectric film transistor structure and deposition method for same
KR100343210B1 (ko) * 1999-08-11 2002-07-10 윤종용 단일 전자 충전 ｍｎｏｓ계 메모리 및 그 구동 방법
US6383873B1 (en) * 2000-05-18 2002-05-07 Motorola, Inc. Process for forming a structure
US6664186B1 (en) * 2000-09-29 2003-12-16 International Business Machines Corporation Method of film deposition, and fabrication of structures
US7192827B2 (en) * 2001-01-05 2007-03-20 Micron Technology, Inc. Methods of forming capacitor structures
US6891231B2 (en) * 2001-06-13 2005-05-10 International Business Machines Corporation Complementary metal oxide semiconductor (CMOS) gate stack with high dielectric constant gate dielectric and integrated diffusion barrier

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5833841A (ja) * 1981-08-24 1983-02-28 Hitachi Ltd 半導体装置
JPH0327565A (ja) * 1989-06-23 1991-02-05 Nec Corp 容量絶縁膜の形成方法
JPH10178170A (ja) * 1996-12-19 1998-06-30 Fujitsu Ltd 半導体装置及びその製造方法
US6013553A (en) * 1997-07-24 2000-01-11 Texas Instruments Incorporated Zirconium and/or hafnium oxynitride gate dielectric
WO2000013236A2 (en) * 1998-08-28 2000-03-09 Cree, Inc. Layered dielectric on silicon carbide semiconductor structures
JP2001077355A (ja) * 1999-08-13 2001-03-23 Texas Instr Inc <Ti> トランジスタを形成する方法
JP2001168325A (ja) * 1999-12-08 2001-06-22 Nec Corp 半導体装置、それの製造方法及び製造装置
JP2001250823A (ja) * 2000-03-08 2001-09-14 Ulvac Japan Ltd 絶縁膜の成膜方法及びその成膜装置
JP2002184973A (ja) * 2000-12-11 2002-06-28 Hitachi Ltd 半導体装置及びその製造方法
JP2002299607A (ja) * 2001-03-28 2002-10-11 Toshiba Corp Ｍｉｓ型電界効果トランジスタ及びこれの製造方法

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005006304A (ja) * 2003-06-09 2005-01-06 Agilent Technol Inc 薄膜バルク音響共鳴器における圧電結合係数の制御して製造される装置
JP4624005B2 (ja) * 2003-06-09 2011-02-02 アバゴ・テクノロジーズ・ワイヤレス・アイピー（シンガポール）プライベート・リミテッド 薄膜バルク音響共鳴器における圧電結合係数を制御して製造される装置
JP2005101529A (ja) * 2003-08-29 2005-04-14 Semiconductor Leading Edge Technologies Inc 半導体装置の製造方法および半導体装置
JP2005183597A (ja) * 2003-12-18 2005-07-07 Nec Corp 窒化物半導体ｍｉｓ型電界効果トランジスタ
JP2005260091A (ja) * 2004-03-12 2005-09-22 Philtech Inc 半導体装置およびその製造方法
JP2006179860A (ja) * 2004-12-23 2006-07-06 Hynix Semiconductor Inc 半導体装置のキャパシタ及びその製造方法
JP2007035908A (ja) * 2005-07-27 2007-02-08 Seiko Epson Corp 半導体基板の製造方法及び、半導体装置の製造方法
JP2009064821A (ja) * 2007-09-04 2009-03-26 Hokkaido Univ 半導体基板の表面に絶縁膜を形成する方法と装置
JP2010538165A (ja) * 2007-09-07 2010-12-09 フジフィルム マニュファクチュアリング ヨーロッパ ビー．ヴィ． 大気圧グロー放電プラズマを用いる原子層堆積の方法及び装置
JP2009270127A (ja) * 2008-04-30 2009-11-19 National Institute Of Advanced Industrial & Technology 圧電体の製造方法および圧電素子
JP2011151366A (ja) * 2009-12-26 2011-08-04 Canon Anelva Corp 誘電体膜の製造方法
CN102534488A (zh) * 2010-12-30 2012-07-04 鸿富锦精密工业（深圳）有限公司 具有硬质涂层的被覆件及其制备方法
JP2013026479A (ja) * 2011-07-21 2013-02-04 Mitsui Eng & Shipbuild Co Ltd 原子層成長方法及び原子層成長装置
WO2014087975A1 (ja) * 2012-12-04 2014-06-12 ローム株式会社 半導体装置
JP2014110402A (ja) * 2012-12-04 2014-06-12 Rohm Co Ltd 半導体装置
US9397185B2 (en) 2012-12-04 2016-07-19 Rohm Co., Ltd. Semiconductor device
JP2017183740A (ja) * 2017-05-15 2017-10-05 ローム株式会社 半導体装置
JP2019096719A (ja) * 2017-11-22 2019-06-20 株式会社東芝 半導体装置、インバータ回路、駆動装置、車両、昇降機、電源回路、及び、コンピュータ
JP2018129558A (ja) * 2018-05-24 2018-08-16 ローム株式会社 半導体装置

Also Published As

Publication number Publication date
KR100646296B1 (ko) 2006-11-23
KR20040033307A (ko) 2004-04-21
JPWO2003026019A1 (ja) 2005-01-06
CN1555580A (zh) 2004-12-15
CN1332451C (zh) 2007-08-15
US7385265B2 (en) 2008-06-10
JP4492783B2 (ja) 2010-06-30
US20050017319A1 (en) 2005-01-27

Similar Documents

Publication Publication Date Title
WO2003026019A1 (fr) Dispositif a semi-conducteurs et procede de production correspondant
WO2002063697A1 (fr) Dispositif semi-conducteur et son procede de fabrication
TW327240B (en) Semiconductor device and process for producing the same
TW200633212A (en) Semiconductor device including field-effect transistor
EP1487023A3 (en) Semiconductor device comprising a MIS transistor and method for manufacturing the same
SG145563A1 (en) Method to form a self-aligned cmos inverter using vertical device integration
WO2004064172A3 (en) An enhancement mode metal-oxide-semiconductor field effect transistor and method for forming the same
WO2004038808A3 (en) Double and triple gate mosfet devices and methods for making same
WO2003100835A3 (en) Gate oxide process methods for high performance mos transistors by reducing remote scattering
EP1233454A3 (en) Semiconductor memory device and method of manufacturing the same
TW344141B (en) An insulated gate field effect transistor having a crystalline channel region
EP1241708A3 (en) Semiconductor memory device with floating body
TW332924B (en) Semiconductor
WO2005094299A3 (en) Improved cmos transistors and methods of forming same
EP1274134A3 (en) MOS transistor and its fabrication method
WO2002078090A3 (en) Field-effect transistor structure and method of manufacture
WO2003015182A3 (de) Steg-feldeffekttransistor und verfahren zum herstellen eines steg-feldeffekttransistors
WO2003038906A3 (en) Lateral soi field-effect transistor and method of making the same
WO2003036714A1 (fr) Procede de fabrication de misfet longitudinal, misfet longitudinal, procede de fabrication de dispositif de stockage a semi-conducteur et dispositif de stockage a semi-conducteur
WO2004053999A3 (en) Vertical mos power transistor
TW200503175A (en) Transistor device and forming method thereof and CMOS device manufacturing method
EP0884773A3 (en) Method of making an MIS transistor
TW466770B (en) Semiconductor device and its manufacturing method
WO2002043109A3 (de) Verfahren zum herstellen eines planaren feldeffekttransistors und planarer feldeffekttransistor
TW340965B (en) Process to separate the doping of polygate and source drain regions in dual gate field effect transistors

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG US UZ VC VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003529534

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1020047003610

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 20028179528

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 10489522

Country of ref document: US

122 Ep: pct application non-entry in european phase